RISC-V hypervisor written in Rust
☆368Dec 18, 2019Updated 6 years ago
Alternatives and similar repositories for RVirt
Users that are interested in RVirt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A lightweight, robust, multiprocessor bare-metal hypervisor written in Zig for RISC-V☆208Updated this week
- hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.☆50Feb 20, 2023Updated 3 years ago
- hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine☆60Nov 30, 2023Updated 2 years ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆45Nov 24, 2025Updated 6 months ago
- [WIP] A tiny RISC-V hypervisor software written in Rust☆27Dec 8, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Rcore Virtual Machine☆115Mar 6, 2024Updated 2 years ago
- Hypervisor written in Rust for the RISC-V 1.0 hypervisor extension☆16Oct 21, 2024Updated last year
- Bao, a Lightweight Static Partitioning Hypervisor☆539Updated this week
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆43Aug 15, 2025Updated 10 months ago
- Risc-V hypervisor for TEE development☆134Jan 14, 2026Updated 5 months ago
- User-mode trap-and-emulate hypervisor for RISC-V☆14Feb 11, 2022Updated 4 years ago
- Linux KVM RISC-V repo☆64Jun 7, 2026Updated last week
- ☆661Jun 8, 2026Updated last week
- The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…☆23Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Framework for reading and writing to binary files☆18Jul 13, 2019Updated 6 years ago
- Virtual machine's guest memory crate☆362May 25, 2026Updated 3 weeks ago
- RISC-V Supervisor Binary Interface (RISC-V SBI) library in Rust; runs on M or HS mode; good support for embedded Rust ecosystem. For bina…☆1,290May 18, 2026Updated 3 weeks ago
- Minimal runtime / startup for RISC-V CPU's.☆303Nov 28, 2023Updated 2 years ago
- A hypervisor written in rust☆55Sep 16, 2022Updated 3 years ago
- RISC-V processor emulator written in Rust+WASM☆686Apr 6, 2023Updated 3 years ago
- oreboot is a fork of coreboot, with C removed, written in Rust.☆1,790May 23, 2026Updated 3 weeks ago
- Xvisor: eXtensible Versatile hypervISOR☆619May 22, 2026Updated 3 weeks ago
- RISC-V emulator for CLI and Web written in Rust with WebAssembly. It supports xv6 and Linux (ongoing).☆948May 29, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V Proxy Kernel☆699Oct 2, 2025Updated 8 months ago
- ☆38Aug 6, 2022Updated 3 years ago
- ☆22Mar 1, 2026Updated 3 months ago
- virtio implementation☆461May 26, 2026Updated 2 weeks ago
- Gunyah is a Type-1 hypervisor designed for strong security, performance and modularity.☆467Jun 1, 2026Updated 2 weeks ago
- This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …☆69Mar 7, 2026Updated 3 months ago
- Rust version of THU uCore OS. Linux compatible.☆3,681Aug 24, 2023Updated 2 years ago
- A hobbyist microkernel written in Rust, featuring a capability-based system similar to seL4.☆311Dec 2, 2019Updated 6 years ago
- ☆14Nov 9, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Zircon microkernel reimplemented in Rust.☆1,770Apr 15, 2024Updated 2 years ago
- Rust RISC-V Virtual Machine☆113Aug 19, 2025Updated 9 months ago
- ☆76Oct 6, 2023Updated 2 years ago
- Real-time hypervisor for ARM☆65May 22, 2016Updated 10 years ago
- A Rust driver for the Arm Generic Interrupt Controller version 3 or 4 (GICv3 and GICv4).☆36Aug 18, 2025Updated 9 months ago
- Xv6 for RISC-V☆9,916May 20, 2026Updated 3 weeks ago
- safe type-1 Rust Hypervisor for edge devices☆195Jun 4, 2026Updated last week