Alternatives and similar repositories for minispec

Users that are interested in minispec are comparing it to the libraries listed below

• najaeda / naja-verilog
  A standalone structural (gate-level) verilog parser
  ☆40Updated last week
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆191Updated 2 months ago
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆49Updated 5 months ago
• harmonylang / harmony
  A Python-like programming language for testing and experimenting with concurrent programs.
  ☆32Updated 2 months ago
• sifiveinc / wake
  The SiFive wake build tool
  ☆91Updated this week
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆52Updated this week
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆147Updated last month
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆166Updated last week
• schoeberl / lipsi
  Lipsi: Probably the Smallest Processor in the World
  ☆88Updated last year
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆49Updated last year
• P3109 / Public
  materials available to the public
  ☆29Updated last week
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆98Updated last week
• chipsalliance / t1
  ☆304Updated this week
• jlpteaching / dinocpu
  A teaching-focused RISC-V CPU design used at UC Davis
  ☆150Updated 2 years ago
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆62Updated 2 weeks ago
• csail-csg / riscy-OOO
  RiscyOO: RISC-V Out-of-Order Processor
  ☆168Updated 5 years ago
• merledu / nucleusrv
  NucleusRV (rv32-imf) - A 32-bit 5 staged pipelined risc-v core.
  ☆76Updated last month
• chipsalliance / treadle
  Chisel/Firrtl execution engine
  ☆153Updated last year
• firesim / FireMarshal
  Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.
  ☆87Updated 2 months ago
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆205Updated this week
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆162Updated 3 years ago
• microsoft / cheriot-ibex
  cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.
  ☆115Updated 3 months ago
• chipsalliance / playground
  chipyard in mill :P
  ☆77Updated 2 years ago
• AntonLydike / riscemu
  RISC-V emulator in python
  ☆62Updated last year
• kvakil / venus
  RISC-V instruction set simulator built for education
  ☆220Updated 3 years ago
• noteed / riscv-hello-asm
  Bare metal RISC-V assembly hello world
  ☆63Updated 4 years ago
• microsoft / kanagawa
  High level synthesis language for hardware design
  ☆79Updated this week
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆66Updated 5 months ago
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆169Updated last week
• ucb-bar / midas
  FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL
  ☆101Updated 6 years ago