Alternatives and similar repositories for minispec

Users that are interested in minispec are comparing it to the libraries listed below

• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆65Updated 3 months ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆191Updated last month
• harmonylang / harmony
  A Python-like programming language for testing and experimenting with concurrent programs.
  ☆30Updated 2 weeks ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆145Updated last week
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆47Updated 3 months ago
• jlpteaching / dinocpu
  A teaching-focused RISC-V CPU design used at UC Davis
  ☆151Updated 2 years ago
• microsoft / cheriot-ibex
  cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.
  ☆113Updated last month
• mwillsey / cs265
  Website for CS 265
  ☆30Updated 9 months ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆162Updated this week
• cucapra / filament
  Fearless hardware design
  ☆182Updated 2 months ago
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆48Updated last year
• merledu / nucleusrv
  NucleusRV (rv32-imf) - A 32-bit 5 staged pipelined risc-v core.
  ☆75Updated 3 weeks ago
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆180Updated this week
• ksco / chibicc-riscv
  A fork of chibicc ported to RISC-V assembly.
  ☆42Updated 3 years ago
• csail-csg / riscy-OOO
  RiscyOO: RISC-V Out-of-Order Processor
  ☆164Updated 5 years ago
• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆61Updated last week
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆93Updated last month
• CTSRD-CHERI / RVBS
  RISC-V BSV Specification
  ☆21Updated 5 years ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• OpenMachine-ai / tinyfive
  TinyFive is a lightweight RISC-V emulator and assembler written in Python with neural network examples
  ☆66Updated last year
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆51Updated 2 weeks ago
• pfalcon / ssabook
  Mirror of InriaForge SSABook repository: https://gforge.inria.fr/projects/ssabook/ (was scheduled for retirement at the end of 2020, was …
  ☆144Updated 5 years ago
• sifiveinc / wake
  The SiFive wake build tool
  ☆91Updated this week
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆73Updated this week
• schoeberl / lipsi
  Lipsi: Probably the Smallest Processor in the World
  ☆88Updated last year
• OpenXiangShan / CoupledL2
  Open-source non-blocking L2 cache
  ☆50Updated this week
• AntonLydike / riscemu
  RISC-V emulator in python
  ☆60Updated last year
• bluespec / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆177Updated 5 months ago
• CHERIoT-Platform / cheriot-sail
  Sail code model of the CHERIoT ISA
  ☆44Updated 2 weeks ago
• CTSRD-CHERI / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆33Updated this week