Alternatives and similar repositories for minispec

Users that are interested in minispec are comparing it to the libraries listed below

• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆45Updated last year
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆49Updated last month
• P3109 / Public
  materials available to the public
  ☆25Updated 7 months ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆156Updated 2 weeks ago
• SymbioticEDA / nerv
  Naive Educational RISC-V -- A simple single-stage RV32I processor
  ☆27Updated 4 years ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆143Updated 11 months ago
• carlosedp / chiselv
  A RISC-V Core (RV32I) written in Chisel HDL
  ☆103Updated 2 months ago
• ksco / chibicc-riscv
  A fork of chibicc ported to RISC-V assembly.
  ☆40Updated 3 years ago
• jlpteaching / dinocpu
  A teaching-focused RISC-V CPU design used at UC Davis
  ☆148Updated 2 years ago
• POETSII / tinsel
  Manythread RISC-V overlay for FPGA clusters
  ☆38Updated 2 years ago
• metastableB / RISCV-RV32I-Assembler
  A simple, easily extendable, RISCV assembler for the RV32I subset in Python.
  ☆28Updated last year
• NVlabs / GL0AM
  GL0AM GPU Accelerated Gate Level Logic Simulator
  ☆18Updated 2 weeks ago
• riscvarchive / riscv-zicond
  The ISA specification for the ZiCondOps extension.
  ☆19Updated last year
• blucia0a / MultiCacheSim
  A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model
  ☆27Updated 11 years ago
• merledu / nucleusrv
  NucleusRV - A 32-bit 5 staged pipelined risc-v core.
  ☆66Updated 2 months ago
• fmash16 / riscv_emulator
  A basic working RISCV emulator written in C
  ☆69Updated last year
• CTSRD-CHERI / RVBS
  RISC-V BSV Specification
  ☆20Updated 5 years ago
• zephray / RISu064
  Dual-issue RV64IM processor for fun & learning
  ☆60Updated last year
• csail-csg / riscy-OOO
  RiscyOO: RISC-V Out-of-Order Processor
  ☆158Updated 4 years ago
• chipsalliance / playground
  chipyard in mill :P
  ☆78Updated last year
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆60Updated last week
• klessydra / T13x
  An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …
  ☆46Updated 10 months ago
• OpenMachine-ai / tinyfive
  TinyFive is a lightweight RISC-V emulator and assembler written in Python with neural network examples
  ☆62Updated last year
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆58Updated last week
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆141Updated 2 weeks ago
• OpenXiangShan / CoupledL2
  Open-source non-blocking L2 cache
  ☆43Updated this week
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆187Updated last month
• najaeda / naja-verilog
  A standalone structural (gate-level) verilog parser
  ☆36Updated last month
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆93Updated this week
• twilco / riscv-from-scratch
  The code for the RISC-V from scratch blog post series.
  ☆91Updated 4 years ago