☆20Aug 25, 2026Updated 2 months ago
Alternatives and similar repositories for tang_nano_9k_neorv32
Users that are interested in tang_nano_9k_neorv32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Code examples for Sipeed Tang Nano 9K FPGA board including HDMI 720p and PSRAM controller usage.☆24Aug 21, 2022Updated 4 years ago
- RISC-V implementation of RV32I for FPGA board Tang Nano 9K utilizing on-board burst PSRAM, flash and SD card☆55Oct 15, 2026Updated 3 weeks ago
- PSOC SoC code with peripherals and synthesis scripts for FPGA/ASIC☆12Oct 8, 2025Updated last year
- Commodore VIC20 core for the Tang Nano 9K FPGA with LCD Output☆12Feb 16, 2025Updated last year
- ☆23Oct 19, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Tang Nano 9k board and VHDL explorations!☆15Feb 5, 2026Updated 9 months ago
- Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-St…☆19Oct 4, 2026Updated last month
- HeiChips 2025 LibreLane Workshop☆18Aug 25, 2025Updated last year
- RISC-V processor☆32May 26, 2022Updated 4 years ago
- virtual debug pod for RP2350 "Raspberry Pi Pico2" with no added hardware☆15Sep 12, 2025Updated last year
- Rust support for the open-source NEORV32 RISC-V microcontroller.☆14Feb 19, 2026Updated 8 months ago
- Examples for the Lushay Labs tang nano 9k series☆151Jun 12, 2024Updated 2 years ago
- Experiments with Marsohod3GW board with Gowin FPGA chip☆19May 8, 2025Updated last year
- VHDL source file project for a hardware in the loop simulation of a permanen magnet motor with field oriented control design☆13Nov 22, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Synthesizable Uxn CPU☆18Jul 14, 2022Updated 4 years ago
- Nucleo-H743ZI + Ethernet + LwIP (without RTOS). CubeMX 5.0. SW4STM32 (Eclipse). If you want to make a web server, see the httpd branch.☆10Feb 12, 2019Updated 7 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆85Jul 18, 2026Updated 3 months ago
- Cloneless1 is an open-source tamper-resistant cryptographic ASIC design☆28Jul 30, 2026Updated 3 months ago
- Tutorials centred around Gowin FPGA parts for the /r/GowinFPGA subreddit☆71Mar 13, 2024Updated 2 years ago
- A linux'ish build system for System on Chip designs, based on GHDL☆14Dec 14, 2024Updated last year
- A Fully Open-Source Verilog-to-PCB Flow☆26Jul 7, 2024Updated 2 years ago
- The RISC-V External Debug Security Specification☆20Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Arch Linux RISC-V images for Banana Pi F3 with SpacemiT K1 / M1 / X60.☆13Dec 21, 2025Updated 10 months ago
- Higher Subleq is a simplified typeless C language.☆12Oct 21, 2015Updated 11 years ago
- ☆18Sep 4, 2020Updated 6 years ago
- Re-coded Gowin GW1N primitives for Verilator use☆24Aug 19, 2022Updated 4 years ago
- FPGA core for ISO7816 smart card communication☆14Apr 28, 2022Updated 4 years ago
- ☆21Aug 21, 2023Updated 3 years ago
- HBS (Hardware Build System) - the build system for hardware description projects.☆13Updated this week
- ☆10Oct 28, 2018Updated 8 years ago
- A common API for interfacing with secure services☆17Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆53Aug 24, 2024Updated 2 years ago
- Example project - how to get started with Clojure☆12Sep 15, 2019Updated 7 years ago
- An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one☆55Apr 11, 2026Updated 6 months ago
- Commodore C64 core for the Tang Nano 20K Primer 25K Mega 60k Mega 138K Pro Console60k/138k FPGA☆140Sep 3, 2026Updated 2 months ago
- Drop In USB CDC ACM core for iCE40 FPGA☆37Sep 5, 2021Updated 5 years ago
- Claude control for KiisuV4b☆13Aug 5, 2026Updated 3 months ago
- Interactive code generators for Gowin FPGAs☆23Mar 16, 2023Updated 3 years ago