☆14Jun 9, 2026Updated 5 months ago
Alternatives and similar repositories for fsdb-mcp
Users that are interested in fsdb-mcp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Configurable AXI4 Verification IP developed using UVM, featuring reusable master and slave agents, protocol checking, functional coverage…☆12Mar 7, 2026Updated 8 months ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 11 years ago
- A complete cocotb + VCS + Verdi + Vivado verification environment☆10Nov 25, 2025Updated 11 months ago
- System on Chip verified with UVM/OSVVM/FV☆37Updated this week
- AMIQ Externally Controlled Test Bench☆12Jan 13, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Tightly Coupled Bus, low complexity, high performance system bus.☆13Apr 16, 2026Updated 6 months ago
- skill for vivado☆15Mar 16, 2026Updated 7 months ago
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 10 years ago
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated last year
- A systemverilog/UVM/Makefile testbench for Rocket RISC-V SoCs☆11Jun 19, 2020Updated 6 years ago
- Advanced Verification Methodologies for RISC-V and related IP☆10Jan 16, 2023Updated 3 years ago
- CORE-V MCU UVM Environment and Test Bench☆29Jul 19, 2024Updated 2 years ago
- ☆39Mar 10, 2021Updated 5 years ago
- ☆27Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago
- Superscalar Out-of-Order NPU Design on FPGA☆18May 17, 2024Updated 2 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 7 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆16Mar 26, 2024Updated 2 years ago
- UVM testbench for verifying the Pulpino SoC☆14Mar 23, 2020Updated 6 years ago
- Just A Really Very Impressive Systemverilog UVM Kit☆17Updated this week
- My akashic biomedical evidence agent☆16Jul 9, 2026Updated 4 months ago
- ☆55Aug 10, 2025Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- A guide to fix GLIBC_2.28 not found errors on CentOS 7. Run AI coding agents (OpenCode, Cursor CLI, Kimi Code, ZCode) with custom glibc 2…☆14Sep 28, 2026Updated last month
- Parse FSDB waveform files☆24Apr 13, 2026Updated 6 months ago
- Verilog Visualization: generate graph form verilog file and folder, support exporting to png, svg, html☆19Sep 30, 2026Updated last month
- ☆17Nov 11, 2015Updated 11 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆41Dec 4, 2020Updated 5 years ago
- FPGA-based SATA-DMA Host Controller☆36Nov 20, 2025Updated 11 months ago
- An open-source hybrid Mesh–Crossbar NoC for scalable, low-latency shared-L1-memory clusters with thousands of cores.☆44Nov 4, 2026Updated last week
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆22Oct 12, 2026Updated 3 weeks ago
- Open-source, evidence-driven MCP server for RTL simulation debugging: correlate VCS/Xcelium logs, VCD/FSDB waveforms, SystemVerilog/UVM s…☆130Oct 13, 2026Updated 3 weeks ago
- ☆24Sep 26, 2025Updated last year
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆15Aug 21, 2023Updated 3 years ago
- Log Analyzer MCP is a powerful Python-based toolkit designed to streamline the way you interact with log files.☆12Jun 8, 2025Updated last year
- ☆12May 17, 2024Updated 2 years ago
- xverif is a local toolkit for chip-verification debug agents. It contains deterministic tools for design and waveform debug, coverage, bi…☆117Oct 21, 2026Updated 3 weeks ago
Are these results useful?