wgq18 / img_defogLinks
一种基于FPGA平台的实时视频去雾系统项目代码,其中bit流文件可以直接下载到PYNQ-Z2开发板上,通过usb和hdmi设备输入有雾视频,将去雾后的视频输出到显示屏上。c++源代码部分是我们的去雾IP核的源代码。
☆21Updated 6 years ago
Alternatives and similar repositories for img_defog
Users that are interested in img_defog are comparing it to the libraries listed below
Sorting:
- Integration of SIFT and LES Algorithms☆14Updated last year
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆361Updated 2 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆209Updated 2 years ago
- FPGA project☆229Updated 3 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆103Updated last year
- FPGA☆159Updated last year
- FPGA实现动态图像识别☆23Updated 5 years ago
- FPGA图像处理仿真平台☆27Updated 3 years ago
- image processing based FPGA☆113Updated 4 years ago
- 本工程使用纯verilog编写rtl代码,在FPGA上搭建神经网络LeNet-5,实现手写数字识别的功能。☆31Updated last year
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆40Updated 2 years ago
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆45Updated last year
- FPGA☆126Updated 5 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆189Updated last year
- Toy OFDM Communication System with FPGA☆12Updated 3 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆134Updated 2 years ago
- ☆19Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆88Updated 6 years ago
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆53Updated last year
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆67Updated last year
- This work is based on PYNQ-Z2 development board provided by organizer, and adopts the cooperation scheme of hardware and software to buil…☆45Updated 6 years ago
- 2023集创赛紫光同创杯一等奖项目☆136Updated last year
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆162Updated 4 years ago
- 帧差法运动目标检测,基于ZYNQ7020☆78Updated 4 years ago
- using xilinx xc6slx45 to implement mnist net☆83Updated 7 years ago
- Constrast limited adaptive histogram equlization based on Verilog☆40Updated 2 years ago
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆575Updated 7 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆206Updated last month
- A novel architectural design for stitching video streams in real-time on an FPGA.☆131Updated 4 years ago
- 数字IC秋招项目、手撕代码☆39Updated last year