Notes on flashing the ice40 board(s) by Olimex using a raspberry pi
☆12Mar 25, 2017Updated 9 years ago
Alternatives and similar repositories for olimex-ice40-notes
Users that are interested in olimex-ice40-notes are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Python for BitBanging SPI PROM on IceZero FPGA board from RaspPi GPIO pins☆13Jan 14, 2019Updated 7 years ago
- FPGA development board made with KiCAD☆123Jan 15, 2026Updated 9 months ago
- Verilog implementation of a simple riscv cpu☆19Oct 28, 2021Updated 5 years ago
- Katze Ethernet Pmod Compatible Module☆12Jul 26, 2026Updated 3 months ago
- official build specifications for jupyter☆13Jun 3, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Test data for x86 instructions☆13Apr 13, 2021Updated 5 years ago
- The production-ready WiFi board !☆10Jun 25, 2019Updated 7 years ago
- DDS function generator (sinus/triangle/TTL) with AD9833 and AD5452☆12Nov 20, 2025Updated 11 months ago
- Drop In USB CDC ACM core for iCE40 FPGA☆37Sep 5, 2021Updated 5 years ago
- Sketch for Arduino Nano/Uno for Argus Monitor OpenHardware fan controller☆16Jan 14, 2023Updated 3 years ago
- verilog tutorials for iCE40HX8K Breakout Board☆23Mar 2, 2016Updated 10 years ago
- A 65C02 simulator☆13Oct 30, 2025Updated last year
- NEO6502 memulator with 320x240 graphical display☆12Aug 12, 2023Updated 3 years ago
- A ZipCPU demonstration port for the icoboard☆19Oct 21, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Low level forth like language for writing canvas applications☆14Jan 11, 2024Updated 2 years ago
- PCXT port for Xilinx Spartan 6 FPGAs by spark2k06☆13May 21, 2023Updated 3 years ago
- ☆29Jan 27, 2017Updated 9 years ago
- A few simple example projects demonstrating how to use some core features of STM32 UART peripherals.☆15Jul 24, 2022Updated 4 years ago
- Library routines for creating firmware for the Cypress FX2 (CY7C68013 and variants) with SDCC☆14Jul 17, 2017Updated 9 years ago
- 8 bit binary displayed as hex on two 7 segment displays (a bus monitor)☆10Feb 10, 2024Updated 2 years ago
- Attempt at reverse engineering Native Instruments' Traktor Kontrol F1 HID messages and building a Linux driver☆11Mar 6, 2025Updated last year
- RigTig's Big 3D Printer☆14Mar 8, 2017Updated 9 years ago
- ESnet general-purpose FPGA design library.☆14Oct 21, 2026Updated last week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆16Sep 3, 2022Updated 4 years ago
- LiteX LUNA USB stack integration☆14Jun 12, 2022Updated 4 years ago
- ScummVM engine for Cryo games☆13Jan 14, 2016Updated 10 years ago
- Nitro USB FPGA core☆91Mar 1, 2026Updated 8 months ago
- build mainline SBI and Linux for allwinner D1 nezha board☆11Jun 30, 2021Updated 5 years ago
- Simple Python/C++ based program made to plot simple digital signal encodings like NRZ-L, NRZ-I, RZ, Bipolar, Manchester and Differential…☆10Dec 6, 2021Updated 4 years ago
- ☆18Nov 4, 2024Updated last year
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆15Nov 19, 2023Updated 2 years ago
- Basic ISA prototype Card☆16Apr 13, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆16Jan 21, 2026Updated 9 months ago
- High Speed VCO in Skywater 130nm☆10Mar 23, 2022Updated 4 years ago
- Text based utility that helps you add a transaction to a ledger file.☆13May 15, 2021Updated 5 years ago
- Project for an RPU RISC-V system on chip implementation on the Digilent Arty S7-50 FPGA development board.☆39Oct 5, 2020Updated 6 years ago
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆14Feb 2, 2022Updated 4 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 11 months ago
- An instruction set simulator (ISS) for the RV32/64I subset of the RISC-V instruction set.☆14Nov 5, 2020Updated 5 years ago