Alternatives and similar repositories for ecs154a-winter20

Users that are interested in ecs154a-winter20 are comparing it to the libraries listed below

• jlpteaching / ECS154B
  Materials for ECS 154B at UC Davis
  ☆36Updated 4 years ago
• digital-design-hq / Digital-Resources
  ☆58Updated 3 years ago
• asinghani / open-eda-course
  Curriculum for a university course to teach chip design using open source EDA tools
  ☆68Updated last year
• nandland / getting-started-with-fpgas
  Verilog and VHDL for book
  ☆79Updated last year
• zeeshanrafique23 / RV32I-Logisim
  RV32I single cycle simulation on open-source software Logisim.
  ☆19Updated 2 years ago
• mbalestrini / tinytapeout_gds_viewer
  ☆13Updated 2 months ago
• asinghani / 18224-s23-tapeout
  Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023
  ☆16Updated last year
• diadatp / mips_cpu
  A implementation of a 32-bit single cycle MIPS processor in Verilog.
  ☆19Updated 4 years ago
• yuxincs / MIPS-CPU
  A Simulative MIPS CPU running on Logisim.
  ☆131Updated 2 years ago
• mbalestrini / sky130_blender_renders_tutorial
  ☆33Updated 2 years ago
• mikinty / Hardware-Engineer-Interview-Questions
  For aspiring hardware engineers out there.
  ☆67Updated last month
• alvarezpj / single-cycle-cpu
  VHDL implementation of a 1 Hz single cycle CPU that supports recursive function calls
  ☆14Updated 5 years ago
• wulffern / aic2024
  Advanced Integrated Circuits 2024
  ☆25Updated 5 months ago
• UCLA-VAST / QUEKO-benchmark
  ☆25Updated 3 years ago
• vedic-partap / Computer-Organization-and-Architecture-LAB
  Solution to COA LAB Assgn, IIT Kharagpur
  ☆36Updated 6 years ago
• eelab-dev / EEcircuit
  A browser-based SPICE circuit simulator
  ☆121Updated last week
• vprabhu28 / 16-Bit-CPU-using-Verilog
  Design of a 16-Bit CPU using Verilog
  ☆33Updated 5 years ago
• JanOleA / 8-bit-computer-emulator
  Inspired by Ben Eater's 8-bit computer project.
  ☆15Updated 4 years ago
• kvakil / venus
  RISC-V instruction set simulator built for education
  ☆201Updated 3 years ago
• ngdrascal / 8bitsim
  Simulation of Ben Eater's 8 bit computer running in the logic simulator called Digital
  ☆18Updated 2 years ago
• SinghCoder / Icarus_Verilog
  This repo contains code snippets written in verilog as part of course Computer Architecture of my university curriculum
  ☆53Updated 3 years ago
• Digilent / digilent-vitis-scripts
  Set of scripts for managing Vitis workspaces with git.
  ☆12Updated last week
• circuitgraph / circuitgraph
  Tools for working with circuits as graphs in python
  ☆116Updated last year
• efabless / mpw_precheck
  ☆39Updated 2 months ago
• kiwih / qtcore-C1
  ☆44Updated last year
• TinyTapeout / tt07-verilog-template
  Submission template for Tiny Tapeout 7 - Verilog HDL Projects
  ☆19Updated 11 months ago
• fabriziotappero / Free-Range-VHDL-book
  Latex source files of the open-source book FREE RANGE VHDL
  ☆290Updated 2 months ago
• chipsalliance / silicon-notebooks
  ☆169Updated last year
• TinyTapeout / tt10-verilog-template
  Submission template for Tiny Tapeout 10 - Verilog HDL Projects
  ☆19Updated 2 months ago
• supadupaplex / pfecap
  Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET
  ☆26Updated 5 years ago