Alternatives and similar repositories for ecs154a-winter20

Users that are interested in ecs154a-winter20 are comparing it to the libraries listed below

• jlpteaching / ECS154B
  Materials for ECS 154B at UC Davis
  ☆36Updated 4 years ago
• mikinty / Hardware-Engineer-Interview-Questions
  For aspiring hardware engineers out there.
  ☆81Updated 10 months ago
• johnwinans / rvalp
  RISC-V Assembly Language Programming
  ☆243Updated last month
• ManishPatla / QuantumComputation_FPGAs
  Emulating Quantum Circuits on FPGAs
  ☆26Updated 2 years ago
• digital-design-hq / Digital-Resources
  ☆64Updated 4 years ago
• nandland / getting-started-with-fpgas
  Verilog and VHDL for book
  ☆127Updated 2 years ago
• yuxincs / MIPS-CPU
  A Simulative MIPS CPU running on Logisim.
  ☆139Updated 3 years ago
• thomasrussellmurphy / MARS_Assembler
  A one-time mirror for "MARS" source code for an undergrad project.
  ☆19Updated 4 years ago
• hywong2 / Semiconductor_Database
  ☆37Updated 8 months ago
• stevehoover / LF-Building-a-RISC-V-CPU-Core
  ☆446Updated 10 months ago
• riscvarchive / educational-materials
  Educational materials for RISC-V
  ☆226Updated 4 years ago
• SubZer0811 / VLSI
  All the projects and assignments done as part of VLSI course.
  ☆20Updated 5 years ago
• TinyTapeout / siliwiz
  Silicon Layout Wizard
  ☆193Updated this week
• TinyTapeout / tt10-verilog-template
  Submission template for Tiny Tapeout 10 - Verilog HDL Projects
  ☆25Updated 7 months ago
• hughperkins / cpu-tutorial
  Tutorial on building your own CPU, in Verilog
  ☆35Updated 3 years ago
• kvakil / venus
  RISC-V instruction set simulator built for education
  ☆221Updated 3 years ago
• fabriziotappero / Free-Range-VHDL-book
  Latex source files of the open-source book FREE RANGE VHDL
  ☆326Updated 10 months ago
• SRB2149 / SR-1_SoC
  A simple 16bit system-on-chip (SoC) consisting of a CPU and GPU
  ☆30Updated 7 months ago
• USMC1941 / CS211-Rutgers
  CS 211 Computer Architecture at Rutgers University
  ☆27Updated 4 years ago
• vedic-partap / Computer-Organization-and-Architecture-LAB
  Solution to COA LAB Assgn, IIT Kharagpur
  ☆36Updated 7 years ago
• toddmaustin / bringup-bench
  Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …
  ☆219Updated 3 months ago
• defano / digital-design
  An introduction to integrated circuit design with Verilog and the Papilio Pro development board.
  ☆15Updated last year
• getinstachip / vpm
  Verilog package manager written in Rust
  ☆143Updated last year
• xmpf / awesome-risc-v
  Curated list of awesome resources related with RISC-V
  ☆94Updated 3 years ago
• ashishrana160796 / verilog-starter-tutorials
  Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.
  ☆61Updated 5 years ago
• ejrh / cpu
  A very primitive but hopefully self-educational CPU in Verilog
  ☆152Updated 11 years ago
• suryakantamangaraj / AwesomeRISC-VResources
  It contains a curated list of awesome RISC-V Resources.
  ☆294Updated last year
• nandland / nandland
  All code found on nandland is here. underconstruction.gif
  ☆358Updated 3 years ago
• SimpleCPU / SimpleCPU
  An open source CPU design and verification platform for academia
  ☆115Updated 5 months ago
• SinghCoder / Icarus_Verilog
  This repo contains code snippets written in verilog as part of course Computer Architecture of my university curriculum
  ☆55Updated 4 years ago