Alternatives and similar repositories for ecs154a-winter20:

Users that are interested in ecs154a-winter20 are comparing it to the libraries listed below

• jlpteaching / ECS154B
  Materials for ECS 154B at UC Davis
  ☆36Updated 3 years ago
• os-chip-design / os-chip-design
  ☆21Updated 2 years ago
• digital-design-hq / Digital-Resources
  ☆54Updated 3 years ago
• mikinty / Hardware-Engineer-Interview-Questions
  For aspiring hardware engineers out there.
  ☆58Updated 2 years ago
• cad-polito-it / ase_riscv_gem5_sim
  RISCV Gem5 simulator flow for Architetture dei Sistemi di Elaborazione
  ☆12Updated 4 months ago
• jlpteaching / dinocpu
  A teaching-focused RISC-V CPU design used at UC Davis
  ☆145Updated 2 years ago
• SimpleCPU / SimpleCPU
  An open source CPU design and verification platform for academia
  ☆95Updated 4 years ago
• TinyTapeout / tt02-submission-template
  Submission template for TT02
  ☆24Updated 2 years ago
• supadupaplex / pfecap
  Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET
  ☆21Updated 5 years ago
• nesl / neurosymbolic-tinyml
  TinyNS: Platform-Aware Neurosymbolic Auto Tiny Machine Learning
  ☆22Updated last year
• kiabuzz / CompressedLUT
  A tool to generate optimized hardware files for univariate functions.
  ☆26Updated 10 months ago
• kvakil / venus
  RISC-V instruction set simulator built for education
  ☆194Updated 2 years ago
• asyncvlsi / summer2022
  Summer School Week 1 & 2 repo
  ☆11Updated 2 years ago
• daniellimws / vivado-mac
  Use Vivado on Mac without dual boot or laggy virtual machine
  ☆20Updated 11 months ago
• UCLA-VAST / QUEKO-benchmark
  ☆25Updated 3 years ago
• neurosim / NeuroSim
  Central repository for all NeuroSim versions. Each version is uploaded in a separate branch. Updates to the versions will be reflected he…
  ☆31Updated last month
• stevehoover / RISC-V_MYTH_Workshop
  Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop
  ☆80Updated last year
• gvsoc / gvsoc
  ☆16Updated this week
• lpentecost / NVMExplorer
  https://nvmexplorer.seas.harvard.edu NVMExplorer is a cross-stack design space exploration framework for evaluating and comparing on-chip…
  ☆17Updated 8 months ago
• asinghani / 18224-s23-tapeout
  Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023
  ☆14Updated last year
• michaelriri / 16-bit-risc-processor
  A 16-bit Reduced Instruction Set Computing(RISC) processor capable of fetching and executing a set of 16-bit machine instructions.
  ☆14Updated 10 months ago
• esl-epfl / x-heep
  eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V
  ☆160Updated this week
• cchan / fp8_mul
  A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.
  ☆14Updated 2 years ago
• cassuto / nano-cpu32k
  Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.
  ☆50Updated 6 months ago
• VeriGOOD-ML / public
  ☆53Updated last year
• lana555 / dynamatic
  ☆86Updated 11 months ago
• nqHITSZ / Systolic-Array
  course design
  ☆22Updated 6 years ago
• sudharsan2000 / analog-NN
  Training Neural Networks using Analog circuits
  ☆20Updated 4 years ago
• shivanishah269 / risc-v-core
  This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…
  ☆71Updated last year
• riscv-boom / boom-attacks
  Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)
  ☆61Updated 5 years ago