Design and Implementation of a Simple-As-Possible 1 (SAP-1) Computer using an FPGA and VHDL.
☆39Feb 15, 2023Updated 3 years ago
Alternatives and similar repositories for SAP-1-Computer
Users that are interested in SAP-1-Computer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Opensource building blocks for TinyFPGA microcontrollers and retro computers.☆18Sep 29, 2017Updated 8 years ago
- A browser-based 65C02 emulator that runs at 40-50 MHz☆14Oct 2, 2023Updated 2 years ago
- Verilog example programs for TinyFPGA☆24Nov 8, 2019Updated 6 years ago
- ☆16May 8, 2018Updated 8 years ago
- Attempt at commented disassembly of C64 Crossroads 2.☆13May 8, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An assemble-it-yourself computer project board using a TinyFPGA B2 module at its heart.☆15Jan 10, 2018Updated 8 years ago
- Misc utility FPGA cores☆13Mar 21, 2023Updated 3 years ago
- Arizona State University CSE320☆13Mar 22, 2015Updated 11 years ago
- ☆19Sep 16, 2022Updated 3 years ago
- Example SystemVerilog UVM Environment☆11Jun 23, 2015Updated 11 years ago
- we are all love blaseball☆10Oct 30, 2020Updated 5 years ago
- Tiny BASIC compiler and interpreter☆13Apr 5, 2018Updated 8 years ago
- Ansible roles and playbooks to automate installation☆12Apr 12, 2018Updated 8 years ago
- A love2d module that enables hot code reloading☆15Sep 5, 2017Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- From RAGs to riches. A simple library for RAG visualization.☆17Feb 1, 2024Updated 2 years ago
- ☆20Apr 13, 2023Updated 3 years ago
- AI Hedge Fund Repo integrate with DeepSeek V3 and R1 hosted on SiliconFlow.☆12Feb 3, 2025Updated last year
- A PDDL Solver in C++.☆15Jan 5, 2024Updated 2 years ago
- ☆14Jul 7, 2026Updated last month
- original 8bit CPU of ICF3-Z☆12Feb 20, 2020Updated 6 years ago
- ☆18Dec 13, 2022Updated 3 years ago
- A copy of the datasets for PROBEN1 from the paper "Proben1: A Set of Neural Network Benchmark Problems and Benchmarking Rules", Lutz Prec…☆12Jul 21, 2015Updated 11 years ago
- FPGA tutorial☆22Oct 3, 2020Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Examples of assembly programming for MS-DOS☆17Jan 2, 2021Updated 5 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago
- The smallest 6502 / NES CPU simulator in JS (944b gzipped)☆15Mar 1, 2022Updated 4 years ago
- NonBlockingRTTTL is a non-blocking arduino library for playing RTTTL melodies.☆23Oct 17, 2025Updated 10 months ago
- Reverse engineer of C64 Jeff Minter classic Attack of the Mutant Camels☆18Apr 10, 2020Updated 6 years ago
- A recreation of the MOS KIM-1 microcomputer, the start of the Commodore-line of computers. Complete with hex keypad, six digit displays a…☆24Dec 1, 2020Updated 5 years ago
- ☆21Sep 3, 2022Updated 3 years ago
- VerilogAI – A specialized chatbot for Verilog. Supports code generation, debugging, and explanation with custom prompt engineering and AP…☆18Apr 26, 2026Updated 3 months ago
- ☆16Aug 8, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ToyOS is a simple x86 OS that only accepts numeric values into the input stream and returns them to a standard out console.☆12Nov 27, 2025Updated 8 months ago
- llvmのAZ Processor Backend☆11Oct 29, 2013Updated 12 years ago
- ☆21Apr 18, 2024Updated 2 years ago
- Minimal FPGA Processor Core for Stack-based CPU for CPLDs Using Bit-Serial Architecture☆18Sep 6, 2013Updated 12 years ago
- A small 6502 system build on a Lattice Icestick FPGA development board☆16Jun 24, 2019Updated 7 years ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 6 years ago
- The training framework of PCMind-2.1-Kaiyuan-2B built on MindFormers☆15Dec 9, 2025Updated 8 months ago