iot-lab / iot-lab-trainingLinks
Training support for the IoT-LAB testbed
☆16Updated 5 months ago
Alternatives and similar repositories for iot-lab-training
Users that are interested in iot-lab-training are comparing it to the libraries listed below
Sorting:
- ☆36Updated 6 years ago
- VerMFi: Verification tool for Masked implementations and Fault injection. Set of tools to evaluate resistance of secure hardware against …☆20Updated 6 years ago
- Hardware Security Labs☆30Updated 8 years ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆26Updated 2 years ago
- Cryptanalysis of Physically Unclonable Functions☆91Updated last year
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆20Updated 3 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆23Updated last year
- masked, bit-sliced AES-128 demo code☆14Updated 11 months ago
- Circuit Synthesis for Yao's Garbled Circuit by TinyGarble☆11Updated 5 years ago
- Code repository for Coppelia tool☆23Updated 5 years ago
- ☆25Updated 2 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆23Updated 3 years ago
- ☆87Updated 2 years ago
- SIde-Channel Analysis toolKit: embedded security evaluation tools☆30Updated 3 years ago
- Side-channel analysis setup for OpenTitan☆37Updated last month
- Repo for all activity related to the ODSA Bunch of Wires Specification☆27Updated last year
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆46Updated 7 months ago
- ☆71Updated last month
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Updated 5 months ago
- SCARV: a side-channel hardened RISC-V platform☆22Updated 4 years ago
- An LLVM based mini-C to Verilog High-level Synthesis tool☆39Updated 9 months ago
- Automated Generation of Masked Hardware☆18Updated last year
- LEIA: the Lab Embedded ISO7816 Analyzer A Custom Smartcard Reader for the ChipWhisperer PCB☆21Updated 4 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆23Updated 10 months ago
- Code and Data for AisaCCS 2018 paper: Hardware Performance Counters Can Detect Malware: Myth or Fact?☆22Updated 2 weeks ago
- PipeProof☆11Updated 6 years ago
- Proof-of-concept implementation for the paper "Hammulator: Simulate Now - Exploit Later" (DRAMSec 2023)☆17Updated 3 months ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated last year
- CHERI ISA Specification☆26Updated last week