iot-lab / iot-lab-training
Training support for the IoT-LAB testbed
☆16Updated 2 weeks ago
Alternatives and similar repositories for iot-lab-training:
Users that are interested in iot-lab-training are comparing it to the libraries listed below
- ☆16Updated 3 years ago
- Proof-of-concept implementation for the paper "Hammulator: Simulate Now - Exploit Later" (DRAMSec 2023)☆14Updated last year
- Fuzzing for SpinalHDL☆16Updated 2 years ago
- Code repository for Coppelia tool☆23Updated 4 years ago
- Hardware Security Labs☆30Updated 7 years ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆23Updated last year
- Collection of RISC-V exploits☆29Updated 5 years ago
- SIde-Channel Analysis toolKit: embedded security evaluation tools☆29Updated 3 years ago
- CSAW Embedded Security Challenge 2020☆26Updated 4 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆17Updated 5 months ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated 6 months ago
- Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores☆13Updated 3 weeks ago
- hardware security course from Coursera and University of Maryland☆27Updated 10 years ago
- ☆19Updated 2 months ago
- Public Code for ICS Evasion Attack Generation☆42Updated 3 years ago
- RISC-V vector extension ISA simulation☆16Updated 5 years ago
- ☆20Updated last year
- ☆80Updated 2 years ago
- ☆16Updated 2 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆19Updated last month
- LEIA: the Lab Embedded ISO7816 Analyzer A Custom Smartcard Reader for the ChipWhisperer PCB☆19Updated 3 years ago
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆20Updated 2 years ago
- Proof-of-concept implementation for the paper "Indirect Meltdown: Building Novel Side-Channel Attacks from Transient Execution Attacks" (…☆20Updated last year
- SCARV: a side-channel hardened RISC-V platform☆18Updated 4 years ago
- Website for Research Artifacts from the Security Community☆18Updated last week
- Hardware implementation of ORAM☆22Updated 7 years ago
- ☆12Updated 7 months ago
- ☆9Updated 2 years ago
- Machine Learning Techniques for Hardware Trojan Detection☆20Updated 4 years ago
- Memory consistency model checking and test generation library.☆15Updated 8 years ago