iot-lab / iot-lab-trainingLinks
Training support for the IoT-LAB testbed
☆16Updated 7 months ago
Alternatives and similar repositories for iot-lab-training
Users that are interested in iot-lab-training are comparing it to the libraries listed below
Sorting:
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated last year
- ☆36Updated 6 years ago
- HLS project modeling various sparse accelerators.☆12Updated 4 years ago
- ☆17Updated 4 years ago
- RISC-V vector extension ISA simulation☆16Updated 6 years ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆27Updated 2 years ago
- Circuit Synthesis for Yao's Garbled Circuit by TinyGarble☆11Updated 5 years ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆29Updated 2 years ago
- ☆73Updated 3 weeks ago
- Linux kernel driver for the Device Feature List framework for FPGA devices☆25Updated last year
- GuidedSampler: Coverage-guided Sampling of SMT Solutions☆15Updated 7 months ago
- An LLVM based mini-C to Verilog High-level Synthesis tool☆39Updated 11 months ago
- ☆29Updated 8 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆24Updated last year
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Updated 9 years ago
- A coverage library for Chisel designs☆11Updated 5 years ago
- Wrapper for ETH Ariane Core☆22Updated 5 months ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆12Updated last year
- Proof-of-concept implementation for the paper "Hammulator: Simulate Now - Exploit Later" (DRAMSec 2023)☆17Updated 4 months ago
- A fork of Yosys that integrates the CellIFT pass☆13Updated 6 months ago
- Hardware Security Labs☆31Updated 8 years ago
- ☆27Updated 4 years ago
- masked, bit-sliced AES-128 demo code☆14Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- Tutorial Material from the SST Team☆25Updated 6 months ago
- ☆88Updated 3 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Updated 2 years ago
- SIde-Channel Analysis toolKit: embedded security evaluation tools☆30Updated 4 years ago
- An awesome curated list of languages and tools to program FPGAs☆73Updated 3 years ago
- This repository contains the hardware design source files of the Hex Five X300 RISC-V SoC. The X300 is Hex Five's official reference HW p…☆32Updated 2 years ago