iot-lab / iot-lab-trainingLinks
Training support for the IoT-LAB testbed
☆16Updated 3 months ago
Alternatives and similar repositories for iot-lab-training
Users that are interested in iot-lab-training are comparing it to the libraries listed below
Sorting:
- Hardware Security Labs☆30Updated 8 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated last year
- ☆45Updated 2 years ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆26Updated last year
- ☆36Updated 6 years ago
- Circuit Synthesis for Yao's Garbled Circuit by TinyGarble☆11Updated 5 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆12Updated last year
- VerMFi: Verification tool for Masked implementations and Fault injection. Set of tools to evaluate resistance of secure hardware against …☆19Updated 5 years ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆26Updated 2 years ago
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Updated 2 years ago
- This repository contains the hardware design source files of the Hex Five X300 RISC-V SoC. The X300 is Hex Five's official reference HW p…☆32Updated last year
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Updated 9 years ago
- SCARV: a side-channel hardened RISC-V platform☆22Updated 4 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆79Updated last year
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆20Updated 2 years ago
- Cryptanalysis of Physically Unclonable Functions☆88Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- ☆71Updated this week
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆23Updated last year
- ☆13Updated 5 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 11 months ago
- ☆21Updated 2 years ago
- Benchmarks for Characterizing the Deployment of Deep Neural Networks on Commercial Edge Devices - IISWC'19 Paper☆16Updated 6 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆66Updated 2 years ago
- ☆16Updated 4 years ago
- LEIA: the Lab Embedded ISO7816 Analyzer A Custom Smartcard Reader for the ChipWhisperer PCB☆20Updated 3 years ago
- ☆29Updated 8 years ago
- An LLVM based mini-C to Verilog High-level Synthesis tool☆39Updated 7 months ago
- Hardware implementation of ORAM☆23Updated 8 years ago