andrewytliu / cspice
A simple spice in C/C++
☆29Updated 13 years ago
Related projects: ⓘ
- ☆116Updated 3 months ago
- FastCap is the premium capacitance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastCap …☆40Updated 8 years ago
- XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.☆142Updated this week
- FastHenry is the premium inductance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastHen…☆51Updated 4 years ago
- Hardware description (VHDL) and configuration scripts (Python) of a versatile IIR Filter implemented as cascaded SOS/biquads. No vendor-s…☆18Updated 6 years ago
- A collection of demonstration digital filters☆138Updated 8 months ago
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆70Updated 5 years ago
- an ipython notebook for symbolic circuit analysis☆22Updated 2 months ago
- An OASIS and GDS2 (chip layout format) binary dump tool for debugging☆37Updated 6 years ago
- Circuit simulator of the Qucs project☆23Updated 6 months ago
- Fork from https://sourceforge.net/projects/gds3d☆65Updated 3 months ago
- GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …☆195Updated last month
- Qrouter detail router for digital ASIC designs☆56Updated last year
- Use Matlab to simulate in LT Spice, acquire results and plot☆13Updated 3 years ago
- Symbolic Circuit Analysis with MATLAB☆41Updated last year
- The Xyce™ Parallel Electronic Simulator☆383Updated last month
- A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep☆82Updated 2 years ago
- An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.☆21Updated 3 years ago
- ADMS is a code generator for the Verilog-AMS language☆91Updated last year
- Open-source version of SLiCAP, implemented in python☆32Updated this week
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆105Updated last month
- Python package for IBIS-AMI model development and testing☆26Updated last week
- An easy-to-use MATLAB tool for SPICE netlist simulation☆53Updated 6 years ago
- C++ library and command-line utility for reading GDSII geometry files☆42Updated 3 years ago
- An innovative Verilog-A compiler☆122Updated last month
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆110Updated last year
- A series of CORDIC related projects☆86Updated 8 months ago
- SigLib Digital Signal Processing and Machine Learning Library☆94Updated this week
- Converts GDSII files to STL files.☆36Updated 4 years ago
- How to correctly write a flicker-noise model for RF simulation.☆19Updated last year