Syntacore first stage bootloader
☆11Jan 19, 2026Updated 9 months ago
Alternatives and similar repositories for sc-bl
Users that are interested in sc-bl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA-based SDK projects for SCRx cores☆18Jan 19, 2022Updated 4 years ago
- open-source SDKs for the SCR1 core☆81Nov 15, 2024Updated last year
- My own lectures on quantum optics and quantum computations (in Russian)☆13Dec 10, 2024Updated last year
- ☆15Dec 24, 2024Updated last year
- The 2nd place solution for WSDM Cup 2017: Vandalism Detection☆17Jan 10, 2020Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Cross-platform STL-styled and STL-compatible library with implementing containers, ranges, iterators, type traits and other tools; actors…☆15Oct 2, 2026Updated 3 weeks ago
- RISC-V vector extension ISA simulation☆18Jun 11, 2019Updated 7 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,007Nov 15, 2024Updated last year
- Generate SystemVerilog/UVM block level testbench setup with python script☆11Oct 3, 2017Updated 9 years ago
- LibQ: Simulate your C++ floating-point algorithms with fixed-point easily without any pain :)☆20Oct 10, 2021Updated 5 years ago
- x100 faster implementation of GOST 34.12-2015 Kuznyechik optimized for high throughput and low latency on SSE2-capable CPUs☆23Jun 21, 2019Updated 7 years ago
- SDRAM controller for MIPSfpga+ system☆24Oct 30, 2020Updated 5 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated last year
- Computer Architecture course's project Fall 2018, Innopolis University.☆10Dec 6, 2018Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 4 years ago
- Freecellera fork of the Universal Verification Methodology (SystemVerilog verification library from Accellera.org)☆11Apr 9, 2015Updated 11 years ago
- SPI core☆15Oct 25, 2019Updated 6 years ago
- ☆12Dec 19, 2016Updated 9 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆21Jul 4, 2026Updated 3 months ago
- Claude Code / Codex CLI skill that scaffolds a runnable UVM testbench (APB / AHB-Lite / AXI4-Lite + generic-bus fallback) from an IP sp…☆27Jul 14, 2026Updated 3 months ago
- An LLVM backend for my custom 32-bit RISC CPU https://scholarworks.rit.edu/theses/9550/☆14Aug 16, 2017Updated 9 years ago
- Open-source, agent-agnostic RTL formal verification skill library for AI coding agents: JasperGold FPV, SVA, proof optimization, and TCL …☆34Sep 29, 2026Updated 3 weeks ago
- Parse FSDB waveform files☆24Apr 13, 2026Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog Logger☆19Apr 6, 2026Updated 6 months ago
- Equihash Proof of Work for Node.js☆11Oct 3, 2017Updated 9 years ago
- ☆41Jun 23, 2017Updated 9 years ago
- Verilog implementation of Pac-Man made for a class's final project☆19Mar 7, 2012Updated 14 years ago
- Android port of i2c-tools☆34Jun 11, 2013Updated 13 years ago
- ☆10Jun 26, 2025Updated last year
- ZX80/81 implementation for the Ulx3s☆14May 4, 2022Updated 4 years ago
- Intel HPC Containers using Singularity☆19Jan 7, 2023Updated 3 years ago
- My rsync fork☆49Feb 12, 2011Updated 15 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- Real Digital Vivado IP Library☆10Nov 13, 2022Updated 3 years ago
- ☆10Nov 6, 2018Updated 7 years ago
- An Inventory of mostly open-source Soft Core Processors. Although many have FPGA stats, many do not.☆10Oct 12, 2026Updated last week
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 10 years ago
- A Slide Window Optimization Based 2D SLAM referred to VINS-FUSION implementation.☆30Mar 4, 2020Updated 6 years ago
- Systemverilog DPI-C call Python function☆29Mar 11, 2021Updated 5 years ago