Syntacore first stage bootloader
☆11Jan 19, 2026Updated 9 months ago
Alternatives and similar repositories for sc-bl
Users that are interested in sc-bl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA-based SDK projects for SCRx cores☆18Jan 19, 2022Updated 4 years ago
- open-source SDKs for the SCR1 core☆81Nov 15, 2024Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,017Nov 15, 2024Updated last year
- SDRAM controller for MIPSfpga+ system☆24Oct 30, 2020Updated 6 years ago
- x100 faster implementation of GOST 34.12-2015 Kuznyechik optimized for high throughput and low latency on SSE2-capable CPUs☆23Jun 21, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The Bare C++ library is a standard C++-11 library specially designed for working in a kernel ring, for example, with exokernel operating …☆10Sep 30, 2021Updated 5 years ago
- tiny python script to import kernel symbols☆12Oct 23, 2018Updated 8 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 4 years ago
- Device Tree-based Platform Device Driver Development for Tiano UEFI☆17Sep 8, 2025Updated last year
- Freecellera fork of the Universal Verification Methodology (SystemVerilog verification library from Accellera.org)☆11Apr 9, 2015Updated 11 years ago
- Red Black Tree implemented with Relativistic Programming☆14Nov 28, 2012Updated 13 years ago
- SPI core☆15Oct 25, 2019Updated 7 years ago
- Simple MIPS32 Emulator (primarily used to run SmallerC compiled for MIPS)☆18Oct 31, 2015Updated 11 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆22Oct 19, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An LLVM backend for my custom 32-bit RISC CPU https://scholarworks.rit.edu/theses/9550/☆14Aug 16, 2017Updated 9 years ago
- Forth 83 and MSX computer. Libraries and tools to use Forth 83 CP/M-80 (by Laxen and Perry) with MSX computers.☆17Dec 5, 2021Updated 4 years ago
- Parse FSDB waveform files☆24Apr 13, 2026Updated 6 months ago
- ``Hello World'' for a Little-Endian OpenPower world (freestanding)☆19Oct 19, 2016Updated 10 years ago
- ZX80/81 implementation for the Ulx3s☆14May 4, 2022Updated 4 years ago
- "Das U-Boot" Source Tree☆18Jan 21, 2023Updated 3 years ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 7 months ago
- Real Digital Vivado IP Library☆10Nov 13, 2022Updated 3 years ago
- An Inventory of mostly open-source Soft Core Processors. Although many have FPGA stats, many do not.☆10Oct 12, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 10 years ago
- Lemote PMON2000 boot loader.☆20Oct 18, 2013Updated 13 years ago
- ☆12Dec 19, 2016Updated 9 years ago
- Python wrapper for Xilinx's XSCT/XSDB console☆10Nov 19, 2019Updated 6 years ago
- ☆15Nov 5, 2026Updated last week
- Stierlitz, the Fearless, Driver-Less Bus Analyzer.☆11Mar 12, 2012Updated 14 years ago
- OLPC XO Operating System (well -- bits and pieces at least)☆20Dec 4, 2008Updated 17 years ago
- ☆10Jun 26, 2025Updated last year
- Verilog implementation of Pac-Man made for a class's final project☆19Mar 7, 2012Updated 14 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- FPGArduino binary☆14Aug 5, 2019Updated 7 years ago
- xMach (Mach4+Lites) cloned from Sourceforge CVS☆24May 28, 2026Updated 5 months ago
- Firmware for the MEGA65 DM65PIC☆10Jul 11, 2021Updated 5 years ago
- This is a TCL script that will take in Verilog and VHDL files and generate an instantiation template appropriately for the user to use in…☆10Dec 19, 2012Updated 13 years ago
- Arduino library for Microblaze and Cortex A9, integrated with Vivado/SDK☆11Dec 2, 2014Updated 11 years ago
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated last year
- FPGA-based I2C to RS-232 serial converter / bus monitor☆13Jan 29, 2016Updated 10 years ago
Are these results useful?