Syntacore first stage bootloader
☆11Jan 19, 2026Updated 2 months ago
Alternatives and similar repositories for sc-bl
Users that are interested in sc-bl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA-based SDK projects for SCRx cores☆18Jan 19, 2022Updated 4 years ago
- open-source SDKs for the SCR1 core☆78Nov 15, 2024Updated last year
- ☆15Dec 24, 2024Updated last year
- My own lectures on quantum optics and quantum computations (in Russian)☆13Dec 10, 2024Updated last year
- RISC-V vector extension ISA simulation☆17Jun 11, 2019Updated 6 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- The 2nd place solution for WSDM Cup 2017: Vandalism Detection☆17Jan 10, 2020Updated 6 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆973Nov 15, 2024Updated last year
- Cross-platform STL-styled and STL-compatible library with implementing containers, ranges, iterators, type traits and other tools; actors…☆15Sep 24, 2025Updated 6 months ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆11Oct 3, 2017Updated 8 years ago
- SDRAM controller for MIPSfpga+ system☆24Oct 30, 2020Updated 5 years ago
- x100 faster implementation of GOST 34.12-2015 Kuznyechik optimized for high throughput and low latency on SSE2-capable CPUs☆22Jun 21, 2019Updated 6 years ago
- LibQ: Simulate your C++ floating-point algorithms with fixed-point easily without any pain :)☆20Oct 10, 2021Updated 4 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 6 months ago
- Parse FSDB waveform files☆22Nov 4, 2025Updated 4 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- SPI core☆14Oct 25, 2019Updated 6 years ago
- ☆11Dec 19, 2016Updated 9 years ago
- Freecellera fork of the Universal Verification Methodology (SystemVerilog verification library from Accellera.org)☆11Apr 9, 2015Updated 10 years ago
- Verilog implementation of Pac-Man made for a class's final project☆19Mar 7, 2012Updated 14 years ago
- An LLVM backend for my custom 32-bit RISC CPU https://scholarworks.rit.edu/theses/9550/☆14Aug 16, 2017Updated 8 years ago
- Equihash Proof of Work for Node.js☆10Oct 3, 2017Updated 8 years ago
- SystemVerilog Logger☆19Sep 30, 2025Updated 5 months ago
- SDR-Transceiver☆10Dec 30, 2019Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆10Jun 26, 2025Updated 9 months ago
- Android port of i2c-tools☆35Jun 11, 2013Updated 12 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆21Nov 2, 2025Updated 4 months ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- ☆10Nov 6, 2018Updated 7 years ago
- ☆24Jan 12, 2016Updated 10 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 9 years ago
- A Slide Window Optimization Based 2D SLAM referred to VINS-FUSION implementation.☆30Mar 4, 2020Updated 6 years ago
- Firmware for the MEGA65 DM65PIC☆10Jul 11, 2021Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆41Jun 23, 2017Updated 8 years ago
- My rsync fork☆49Feb 12, 2011Updated 15 years ago
- WaRP7 User Guide Source. For binary releases go to the release tab☆12Apr 8, 2018Updated 7 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- Systemverilog DPI-C call Python function☆27Mar 11, 2021Updated 5 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆14Feb 22, 2019Updated 7 years ago
- Contains source code for sin/cos table verification using UVM☆21Mar 9, 2021Updated 5 years ago