☆25Oct 3, 2025Updated 10 months ago
Alternatives and similar repositories for CMOS-Circuit-Design-Spice-Simulation-using-Sky130nm-technology
Users that are interested in CMOS-Circuit-Design-Spice-Simulation-using-Sky130nm-technology are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Understand how TCL scripting automates ASIC synthesis and timing analysis using Yosys & OpenTimer, with CSV/Excel inputs acting as fr…☆19Oct 26, 2025Updated 9 months ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆72Apr 13, 2024Updated 2 years ago
- This repository is a detailed summary of RTL design using sky130 PDK organized by VLSI System Design☆28Jun 1, 2025Updated last year
- This repository contains all the information studied and created during the FPGA - Fabric, Design and Architecture workshop. It is primar…☆44Mar 28, 2022Updated 4 years ago
- ☆14Apr 13, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆19Jul 21, 2020Updated 6 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- Collection of simple interfaces for Digilent Pmods☆13Aug 3, 2023Updated 3 years ago
- ☆17Jul 14, 2024Updated 2 years ago
- An implementation of the Advanced Encryption Standard (AES) encryption algorithm using Verilog supporting AES-128, AES-192, and AES-256 e…☆17Jun 7, 2025Updated last year
- ☆25Nov 11, 2025Updated 8 months ago
- This project has files needed to design and characterise flipflop☆21Jun 3, 2019Updated 7 years ago
- Real-time Audio Processing through FIR filters on Basys-3 FPGA and Pmod I2S2☆18Feb 1, 2023Updated 3 years ago
- Advanced Physical Design Using OpenLANE/SKY130 course notes by Ojasvi Shah☆17Oct 19, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SPARX: An Open-Source, Automated, Programmatically Generated, Frequency-Scalable Six-Port Receiver in 130-nm CMOS☆30Jul 31, 2026Updated last week
- MS-DOS 2.11 source code☆22Oct 3, 2025Updated 10 months ago
- This repository is created for conducting RISC-V 5-day workshops☆23Jul 29, 2020Updated 6 years ago
- Research about dataflow architecture☆15Nov 30, 2023Updated 2 years ago
- ☆17Apr 23, 2018Updated 8 years ago
- This repo contains a collection of Verilog+System Verilog+RTL+UVM+Protocols Projects☆26May 23, 2026Updated 2 months ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- Open Source VLSI Tools☆33Feb 6, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SPICE Station AI — releases☆42Updated this week
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆35May 20, 2020Updated 6 years ago
- Satisfy all your REST API testing needs.☆10Oct 17, 2022Updated 3 years ago
- Content for the FPGA Primer Course offered by the OSFPGA Foundation, Redwood EDA, and VLSI System Design.☆41Jul 3, 2023Updated 3 years ago
- IHP 130nm ASIC tapeout of a 2x2 bfloat16 matrix matrix multiplication with DFT infrastructure. Iteration on the previous accelerator tape…☆40Jul 10, 2026Updated last month
- a simple FPGA xdma demo based Memblaze☆25May 29, 2023Updated 3 years ago
- ☆12Aug 31, 2023Updated 2 years ago
- 3.3V SRAM macros for GF180MCU, based on the original 5V SRAM macros.☆23Jun 19, 2026Updated last month
- apk.py makes reverse engineering Android apps easier, automating some repetitive tasks like pulling, decoding, rebuilding and patching an…☆13May 14, 2023Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- CLI tool that applies an ASCII filter to video or image.☆13Jun 20, 2023Updated 3 years ago
- Use ECP5 JTAG port to interact with user design☆33Jul 23, 2021Updated 5 years ago
- a curated "awesome list" of open-source hardware Intellectual Property (IP) blocks designed specifically for the SkyWater 130nm (SKY130) …☆27Apr 18, 2026Updated 3 months ago
- Python iterface for Cadence LEF/DEF parser.☆38Oct 31, 2023Updated 2 years ago
- Proof of Concept to learn Amaranth as an entry effort for Supercon's RTL design competition☆10Nov 11, 2022Updated 3 years ago
- ☆37Updated this week
- An overview of TL-Verilog resources and projects☆89Apr 25, 2026Updated 3 months ago