vusec / tlbkitLinks
some tlb experimentation code: calculate L1, L2 miss penalties and show cross-HT interference.
☆14Updated 6 years ago
Alternatives and similar repositories for tlbkit
Users that are interested in tlbkit are comparing it to the libraries listed below
Sorting:
- ☆45Updated 6 years ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆61Updated 3 years ago
- A tool to enable fuzzing for Spectre vulnerabilities☆31Updated 5 years ago
- A testcase generation tool for Persistent Memory Programs.☆15Updated 4 years ago
- A tool for detecting Spectre vulnerabilities through fuzzing☆43Updated 4 years ago
- oo7, a binary analysis tool to defend against Spectre vulnerabilities☆32Updated 4 years ago
- Tool for testing and finding minimal eviction sets☆105Updated 4 years ago
- HW interface for memory caches☆28Updated 5 years ago
- ☆14Updated 4 years ago
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆21Updated 2 years ago
- Tool to Analyze Speculative Execution Attacks and Mitigations☆55Updated 3 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆23Updated 5 years ago
- Proof-of-concept code for the SMoTherSpectre exploit.☆75Updated 5 years ago
- Proof-of-concept implementation for the paper "Hammulator: Simulate Now - Exploit Later" (DRAMSec 2023)☆17Updated 2 years ago
- Code to evaluate XLATE attacks as well existing cache attacks.☆31Updated 7 years ago
- ☆20Updated 7 years ago
- Dynamic ControlFlow Graph and DataFlow Graph for Binary-based Optimization☆21Updated 8 years ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆59Updated 3 months ago
- PIN-based Fault-Injector is a fault injector based on the Intel PIN tool. For more information, please refer to the following paper:☆17Updated 7 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- Hardware-assisted Data-flow Isolation☆27Updated 7 years ago
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆37Updated 3 years ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆55Updated 6 years ago
- Securing System Logs With Intel SGX☆15Updated 8 years ago
- ☆12Updated 3 years ago
- Reload+Refresh PoC☆15Updated 5 years ago
- Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]☆63Updated last year
- Tools for "Another Flip in the Wall"☆38Updated 7 years ago
- A tool to sample a QEMU-KVM's memory access pattern at page level based on Intel VT-x☆21Updated 6 years ago
- ☆27Updated last year