guru-irl / parallel-aes
Parallel implementation of the Advanced Encryption Standard.
☆9Updated 5 years ago
Related projects: ⓘ
- Source code for the cycle-level simulator and RTL implementation of BlockHammer proposed in our HPCA 2021 paper: Yaglikci et. al., "Block…☆16Updated 2 years ago
- BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are use…☆17Updated 3 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆20Updated 8 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆12Updated 2 months ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆29Updated last year
- Memory consistency model checking and test generation library.☆13Updated 7 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆20Updated 3 years ago
- A Toy-Purpose TPU Simulator☆10Updated 3 months ago
- DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM…☆52Updated 2 weeks ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 3 weeks ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆31Updated last week
- ☆18Updated 3 years ago
- ☆10Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆41Updated 3 years ago
- Accelerator simulation framework using nn_dataflow traces and energy, etc. post-processing☆7Updated 5 years ago
- Modular, flexible, cross-platform workload profiling and characterization☆13Updated 3 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆58Updated 9 months ago
- ☆16Updated 5 years ago
- Convert C files into Verilog☆16Updated 5 years ago
- LeapIO: Efficient and Portable Virtual NVMe Storage on ARM SoCs (ASPLOS'20)☆26Updated 2 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Updated 4 years ago
- A parallel and distributed simulator for thousand-core chips☆22Updated 6 years ago
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆14Updated 4 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 3 years ago
- Gate-Level Simulation on a GPU☆9Updated 7 years ago
- ☆15Updated 4 years ago
- A short tutorial on Gem5 with focus on how to run and modify Garnet2.0☆15Updated 6 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆35Updated 5 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆13Updated 3 years ago
- HeteroCL-MLIR dialect for accelerator design☆38Updated 3 months ago