guru-irl / parallel-aes
Parallel implementation of the Advanced Encryption Standard.
☆9Updated 6 years ago
Alternatives and similar repositories for parallel-aes:
Users that are interested in parallel-aes are comparing it to the libraries listed below
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated last week
- FPGA acceleration of arbitrary precision floating point computations.☆38Updated 2 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 8 months ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆14Updated 5 months ago
- The purpose of the repo is to support CORE-V Wally architectural verification☆11Updated this week
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are use…☆19Updated 4 years ago
- Modular, flexible, cross-platform workload profiling and characterization☆14Updated 4 years ago
- Convert C files into Verilog☆16Updated 6 years ago
- A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model☆26Updated 11 years ago
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆16Updated 4 years ago
- HeteroCL-MLIR dialect for accelerator design☆40Updated 7 months ago
- Integer Multiplier Generator for Verilog☆22Updated last year
- A Language for Closed-form High-level ARchitecture Modeling☆20Updated 5 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆18Updated last year
- SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.☆11Updated 4 years ago
- ☆21Updated 2 months ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆32Updated last week
- GARDENIA: Graph Analytics Repository for Designing Efficient Next-generation Accelerators☆30Updated 3 years ago
- This is an implemention of Lee-Moore's Shortest Path Maze Router with multi-sink nets support.☆13Updated 9 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Updated 8 years ago
- ⛔ DEPRECATED ⛔ HERO Software Development Kit☆20Updated 3 years ago
- vRTLmod modifies Verilator generated RTL simulation code for faul-injection purposes. It transforms source code with the help of LLVM/C…☆13Updated 7 months ago
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆11Updated 4 months ago
- ☆11Updated 3 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆22Updated 3 weeks ago
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆13Updated 2 years ago
- The PE for the second generation CGRA (garnet).☆17Updated this week
- An LLVM based mini-C to Verilog High-level Synthesis tool☆35Updated last month