MobiSense / Ziggo-CaaS-Switch
HW&SW Switch implementation enabling Control-as-a-Service industrial network paradigm
☆14Updated last year
Alternatives and similar repositories for Ziggo-CaaS-Switch:
Users that are interested in Ziggo-CaaS-Switch are comparing it to the libraries listed below
- Time sensitive network performance evaluation toolkit, based on Zynq7000 FPGA architecture.☆22Updated 10 months ago
- ☆21Updated 3 years ago
- Enabling Network Diagnostics in Time-Sensitive Networking: Protocol, Algorithm, and Hardware☆15Updated last month
- ☆37Updated 4 years ago
- ☆51Updated 8 months ago
- Final year research project to design a programmable virtual switch based on the specifications of a TSN to be implemented on a TSN netwo…☆13Updated 4 years ago
- an opensource project to enable TSN research☆41Updated 2 years ago
- FAST implemented on Xilinx Zynq7000 SoC board☆15Updated 4 years ago
- Artifacts for the "BBQ: A Fast and Scalable Integer Priority Queue for Hardware Packet Scheduling" paper that appears in NSDI '24.☆16Updated 11 months ago
- an opensource project to enable TSN research with FAST☆35Updated 3 years ago
- Yilong's NetFPGA-10G Repo☆11Updated 9 years ago
- The repository contains the code of a technical session paper at NetSoft2022.☆19Updated 7 months ago
- OpenTSN3.4开源项目的新特性：（1）交换平面深度解耦，硬件代码由TSS（时间敏感交换），HCP（硬件控制点）和OSMAC（Opensync MAC）实现。（2）集成了Opensync开源实现，支持802.1AS和AS6802两种时间同步协议；（3）集成了TSN硬件仿…☆27Updated 2 years ago
- ☆13Updated last year
- DPDK Drivers for AMD OpenNIC☆24Updated last year
- TSNZeek: An Open-source Intrusion Detection System for IEEE 802.1 Time-sensitive Networking☆12Updated 9 months ago
- ☆47Updated 5 months ago
- ESnet SmartNIC hardware design repository.☆48Updated 2 weeks ago
- ☆45Updated 2 years ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆121Updated last week
- An Agile Chisel-Based SoC Design Framework☆26Updated 3 years ago
- Orignal code/dev history for Menshen paper (NSDI 2022), see https://github.com/multitenancy-project/menshen for official version.☆26Updated 2 years ago
- Framework for FPGA-accelerated Middlebox Development☆43Updated 2 years ago
- DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine bou…☆38Updated 2 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆22Updated 2 years ago
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆38Updated 5 years ago
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆23Updated 6 years ago
- corundum work on vu13p☆18Updated last year
- AMD OpenNIC Shell includes the HDL source files☆112Updated 2 months ago
- A DPDK repo with Corundum driver☆29Updated 2 years ago