Alternatives and similar repositories for mips-pipeline-simulator

Users that are interested in mips-pipeline-simulator are comparing it to the libraries listed below

• arm-university / Graphical-Micro-Architecture-Simulator
  Graphical-Micro-Architecture-Simulator
  ☆114Updated 3 months ago
• jlpteaching / dinocpu
  A teaching-focused RISC-V CPU design used at UC Davis
  ☆152Updated 2 years ago
• Mariotti94 / WebRISC-V
  WebRISC-V: A Web-Based Education-Oriented RISC-V Pipeline Simulation Environment [PHP]
  ☆155Updated 2 weeks ago
• riscvarchive / risc-v-getting-started-guide
  The official RISC-V getting started guide
  ☆202Updated last year
• gem5 / website
  The official repository for the gem5 website.
  ☆21Updated last month
• darchr / microbench
  Extremely Simple Microbenchmarks
  ☆19Updated 2 years ago
• ucb-bar / riscv-benchmarks
  ☆27Updated 8 years ago
• PacktPublishing / Modern-Computer-Architecture-and-Organization
  Modern Computer Architecture and Organization, published by Packt
  ☆197Updated 2 years ago
• mhyousefi / MIPS-pipeline-processor
  A pipelined implementation of the MIPS processor featuring hazard detection as well as forwarding
  ☆160Updated 3 years ago
• skudlur / diablo
  diablo is an Out-Of-Order 64-bit RISC-V processor.
  ☆16Updated 2 years ago
• gem5 / gem5-resources
  The official repository for the gem5 resources sources.
  ☆73Updated last month
• tukl-msd / gem5.TnT
  gem5 Tips & Tricks
  ☆70Updated 5 years ago
• cnrv / fpga-rocket-chip
  Wrapper for Rocket-Chip on FPGAs
  ☆137Updated 2 years ago
• CMU-SAFARI / ramulator
  A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …
  ☆656Updated 2 years ago
• snu-csl / pyrisc
  The Educational RISC-V Toolset in Python
  ☆38Updated 2 years ago
• MPSLab-ASU / ML-Accelerators
  Topics in Machine Learning Accelerator Design
  ☆87Updated 2 years ago
• 0xd3ba / build-your-own-prefetcher
  This repository is meant to be a guide for building your own prefetcher for CPU caches and evaluating it, using ChampSim simulator
  ☆39Updated 3 years ago
• slavaim / riscv-notes
  Some notes on RISC-V
  ☆36Updated 8 years ago
• CMU-SAFARI / DRAM-Bender
  DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM…
  ☆97Updated last month
• arm-university / Modern-System-on-Chip-Design-on-Arm
  A textbook on system on chip design using Arm Cortex-A
  ☆36Updated 3 months ago
• riscv / riscv-profiles
  RISC-V Architecture Profiles
  ☆166Updated 3 weeks ago
• ramisheikh / cbp2025
  Championship Branch Prediction 2025
  ☆57Updated 4 months ago
• agile-hw / lectures
  Lectures for the Agile Hardware Design course in Jupyter Notebooks
  ☆105Updated 4 months ago
• CMU-SAFARI / ramulator2
  Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …
  ☆395Updated 2 months ago
• CMU-SAFARI / prim-benchmarks
  PrIM (Processing-In-Memory benchmarks) is the first benchmark suite for a real-world processing-in-memory (PIM) architecture. PrIM is dev…
  ☆162Updated last year
• toddmaustin / simplesim-3.0
  SimpleScalar version 3.0 (official repository)
  ☆45Updated 2 years ago
• darchr / gem5
  Fork of main gem5 repo: https://gem5.googlesource.com/public/gem5/
  ☆23Updated last week
• 2Bor2C / tage
  Implementation of TAGE Branch Predictor - currently considered state of the art
  ☆52Updated 11 years ago
• snipersim / snipersim
  The Sniper Multi-Core Simulator
  ☆146Updated 10 months ago
• os-fpga / Virtual-FPGA-Lab
  This repository contains the codebase for Virtual FPGA Lab in Makerchip contributing as a participant in Google Summer of Code 2021, unde…
  ☆217Updated 3 months ago