Alternatives and similar repositories for mips-pipeline-simulator

Users that are interested in mips-pipeline-simulator are comparing it to the libraries listed below

• riscvarchive / risc-v-getting-started-guide
  The official RISC-V getting started guide
  ☆202Updated last year
• stevehoover / LF-Building-a-RISC-V-CPU-Core
  ☆433Updated 9 months ago
• jlpteaching / dinocpu
  A teaching-focused RISC-V CPU design used at UC Davis
  ☆150Updated 2 years ago
• rajesh-s / computer-architecture-and-systems-resources
  A curated list of Computer Architecture and Systems resources
  ☆569Updated 2 months ago
• PacktPublishing / Modern-Computer-Architecture-and-Organization
  Modern Computer Architecture and Organization, published by Packt
  ☆204Updated 2 years ago
• kvakil / venus
  RISC-V instruction set simulator built for education
  ☆220Updated 3 years ago
• gem5 / website
  The official repository for the gem5 website.
  ☆23Updated last month
• riscv-software-src / homebrew-riscv
  homebrew (macOS) packages for RISC-V toolchain
  ☆358Updated 4 months ago
• riscvarchive / educational-materials
  Educational materials for RISC-V
  ☆225Updated 4 years ago
• twilco / riscv-from-scratch
  The code for the RISC-V from scratch blog post series.
  ☆95Updated 5 years ago
• cnrv / fpga-rocket-chip
  Wrapper for Rocket-Chip on FPGAs
  ☆138Updated 3 years ago
• 2Bor2C / tage
  Implementation of TAGE Branch Predictor - currently considered state of the art
  ☆52Updated 11 years ago
• gensim-project / gensim
  The GenSim project
  ☆14Updated 2 years ago
• jaywonchung / Verilog-Harvard-CPU
  Verilog implementation of various types of CPUs
  ☆69Updated 6 years ago
• last-genius / comp_arch_list
  List of required readings for three-semester course in Computer Architecture at UCU (Principles of Computer Organization, Computer System…
  ☆103Updated last year
• chipsalliance / riscv-vector-tests
  Unit tests generator for RVV 1.0
  ☆98Updated last month
• riscv-software-src / riscv-perf-model
  Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model
  ☆191Updated 2 weeks ago
• snu-csl / pyrisc
  The Educational RISC-V Toolset in Python
  ☆38Updated 2 years ago
• arm-university / Graphical-Micro-Architecture-Simulator
  Graphical-Micro-Architecture-Simulator
  ☆117Updated 6 months ago
• gem5bootcamp / 2024
  Materials, slides, and workspace for the gem5 bootcamp 2024
  ☆45Updated last year
• gem5bootcamp / gem5-bootcamp-env
  The gem5 Bootcamp 2022 environment. Archived.
  ☆36Updated last year
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆151Updated last week
• gem5 / gem5-resources
  The official repository for the gem5 resources sources.
  ☆76Updated 2 weeks ago
• toddmaustin / simplesim-3.0
  SimpleScalar version 3.0 (official repository)
  ☆54Updated 2 years ago
• rhysd / riscv32-cpu-chisel
  Learning how to make RISC-V 32bit CPU with Chisel
  ☆70Updated 4 years ago
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆283Updated this week
• tukl-msd / gem5.TnT
  gem5 Tips & Tricks
  ☆70Updated 5 years ago
• ucb-bar / libgloss-htif
  A libgloss replacement for RISC-V that supports HTIF
  ☆42Updated last year
• ash-olakangal / RISC-V-Processor
  Verilog implementation of multi-stage 32-bit RISC-V processor
  ☆147Updated 5 years ago
• mhyousefi / MIPS-pipeline-processor
  A pipelined implementation of the MIPS processor featuring hazard detection as well as forwarding
  ☆162Updated 3 years ago