freecores / async_8b10b_encoder_decoderLinks
Async 8b/10b enc/dec
☆8Updated 11 years ago
Alternatives and similar repositories for async_8b10b_encoder_decoder
Users that are interested in async_8b10b_encoder_decoder are comparing it to the libraries listed below
Sorting:
- 1G eth UDP / IP Stack☆9Updated 11 years ago
- double_fpu_verilog☆16Updated 11 years ago
- I2C Slave☆13Updated 11 years ago
- Reed Solomon Decoder (204,188)☆12Updated 11 years ago
- SGMII☆13Updated 11 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- DDR3 SDRAM controller☆18Updated 11 years ago
- Demosaic (Bilinear)☆9Updated 11 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 11 years ago
- PCI bridge☆18Updated 11 years ago
- UART To SPI☆17Updated 11 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- Video Stream Scaler☆40Updated 11 years ago
- IP Cores that can be used within Vivado☆26Updated 4 years ago
- A simple DDR3 memory controller☆57Updated 2 years ago
- SPI core☆12Updated 11 years ago
- IP operations in verilog (simulation and implementation on ice40)☆58Updated 5 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Floating Point Unit☆7Updated 11 years ago
- Generic AXI master stub☆19Updated 11 years ago
- Completed LDO Design for Skywaters 130nm☆14Updated 2 years ago
- MIPI CSI-2 RX☆34Updated 3 years ago
- Mathematical Functions in Verilog☆93Updated 4 years ago
- Pipelined FFT/IFFT 64 points processor☆12Updated 11 years ago
- UART models for cocotb☆29Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- UW reference flow for Free45PDK and The OpenROAD Project☆11Updated 5 years ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆70Updated 5 years ago
- Generic AXI to APB bridge☆12Updated 11 years ago
- Reusable image processing modules in SystemVerilog☆33Updated 7 years ago