Get started using Intel® FPGA tools on the Devcloud with tutorials, workshops, advanced courses, and sample projects built specifically for students, researchers, and developers. Visit our official Intel® FPGA Devcloud website:
☆124Jul 17, 2023Updated 2 years ago
Alternatives and similar repositories for FPGA-Devcloud
Users that are interested in FPGA-Devcloud are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆46Apr 1, 2026Updated last month
- ☆48May 28, 2023Updated 2 years ago
- Intel® FPGA Runtime for OpenCL™ Software Technology☆36Feb 25, 2025Updated last year
- TerosHDL documentation☆13Jul 27, 2025Updated 9 months ago
- ☆14Mar 12, 2021Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆35Sep 10, 2024Updated last year
- RISC-V Integrated Matrix Development Repository☆24Updated this week
- ☆30Jan 7, 2023Updated 3 years ago
- BLAS implementation for Intel FPGA☆78Nov 18, 2020Updated 5 years ago
- Main page☆33Feb 12, 2020Updated 6 years ago
- Quartus Lite docker☆38Sep 26, 2020Updated 5 years ago
- ☆13Aug 22, 2022Updated 3 years ago
- Training examples for SYCL☆50Nov 16, 2025Updated 6 months ago
- ☆24May 8, 2015Updated 11 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- "mmult" example using SDSoC for PYNQ board☆11Feb 23, 2017Updated 9 years ago
- https://ve0x10.in/idf-notes-sra/☆13May 27, 2020Updated 5 years ago
- ☆134Apr 26, 2026Updated 3 weeks ago
- ☆18Jul 3, 2025Updated 10 months ago
- Student starter code for Fall 2019 labs☆13Nov 28, 2019Updated 6 years ago
- SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM☆124Nov 4, 2024Updated last year
- Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow☆93Mar 9, 2026Updated 2 months ago
- SystemVerilog Tutorial☆210Mar 7, 2026Updated 2 months ago
- Install Intel FPGA 'Quartus Prime' software on remote servers☆62Feb 14, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆785Mar 20, 2026Updated last month
- Filter builder tool☆18Apr 11, 2022Updated 4 years ago
- ☆26Feb 15, 2025Updated last year
- iOS Memory scan tool☆11Jun 13, 2017Updated 8 years ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- Implementation of a cache memory in verilog☆15Dec 5, 2017Updated 8 years ago
- SYCL Academy, a set of learning materials for SYCL heterogeneous programming☆528Feb 13, 2026Updated 3 months ago
- Samples for Intel® oneAPI Toolkits☆1,143May 11, 2026Updated last week
- Log file scanner used with EDA tools to classify errors and warnings☆13Nov 14, 2022Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆21Mar 25, 2024Updated 2 years ago
- PArallelLOOPgEneratoR: Threaded Loops Code Generation Infrastructure targeting Tensor Contraction Applications such as GEMMs, Convolution…☆19Jan 22, 2026Updated 3 months ago
- 中国科学技术大学计算机学院课程资源(https://mbinary.coding.me/ustc-cs/)☆10Dec 28, 2018Updated 7 years ago
- MoSAIC: Modular system for Acceleration Integration MoSAIC☆10Aug 22, 2025Updated 8 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆340Jan 20, 2025Updated last year
- Mako is a low-pause, high-throughput garbage collector designed for memory-disaggregated datacenters.☆15Sep 2, 2024Updated last year
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Jul 27, 2023Updated 2 years ago