Alternatives and similar repositories for FPGA-Devcloud:

Users that are interested in FPGA-Devcloud are comparing it to the libraries listed below

• NVlabs / matchlib
  SystemC/C++ library of commonly-used hardware functions and components for HLS.
  ☆266Updated 5 months ago
• Xilinx / Vitis_Embedded_Platform_Source
  ☆124Updated 5 months ago
• Xilinx / Vitis-In-Depth-Tutorial
  ☆117Updated 3 years ago
• OPAE / intel-fpga-bbb
  Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs
  ☆104Updated 2 months ago
• fpgasystems / Vitis_with_100Gbps_TCP-IP
  100 Gbps TCP/IP stack for Vitis shells
  ☆205Updated last year
• Xilinx / Vivado-Design-Tutorials
  ☆198Updated last month
• OpenCAPI / oc-accel
  OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology
  ☆68Updated 7 months ago
• Xilinx / SDAccel-Tutorials
  SDAccel Development Environment Tutorials
  ☆108Updated 5 years ago
• Xilinx / xup_vitis_network_example
  VNx: Vitis Network Examples
  ☆146Updated 8 months ago
• xupgit / FPGA-Design-Flow-using-Vivado
  This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite
  ☆102Updated 5 years ago
• Xilinx / HLS
  Vitis HLS LLVM source code and examples
  ☆386Updated 6 months ago
• fpgasystems / davos
  Distributed Accelerator OS
  ☆63Updated 3 years ago
• Xilinx / libsystemctlm-soc
  SystemC/TLM-2.0 Co-simulation framework
  ☆240Updated 6 months ago
• Xilinx / Alveo-PYNQ
  Introductory examples for using PYNQ with Alveo
  ☆51Updated 2 years ago
• FPGA-Research / fos
  FOS - FPGA Operating System
  ☆66Updated 4 years ago
• Xilinx / XilinxBoardStore
  ☆286Updated this week
• pulp-platform / hero
  Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…
  ☆101Updated last year
• sld-columbia / esp
  Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy
  ☆369Updated this week
• definelicht / hlslib
  A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
  ☆318Updated 3 months ago
• lastweek / fpga_readings
  Recipe for FPGA cooking
  ☆295Updated 6 months ago
• Xilinx / xup_compute_acceleration
  Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware
  ☆47Updated 9 months ago
• nvdla / vp
  Virtual Platform for NVDLA
  ☆143Updated 6 years ago
• Xilinx / RapidWright
  Build Customized FPGA Implementations for Vivado
  ☆313Updated last week
• AleksandarKostovic / SystemC-tutorial
  Brief SystemC getting started tutorial
  ☆88Updated 5 years ago
• Xilinx / open-nic-driver
  AMD OpenNIC driver includes the Linux kernel driver
  ☆66Updated 3 months ago
• Minres / SystemC-Components
  A SystemC productivity library: https://minres.github.io/SystemC-Components/
  ☆102Updated this week
• tukl-msd / DRAMSys
  DRAMSys a SystemC TLM-2.0 based DRAM simulator.
  ☆258Updated last month
• UCLA-VAST / AutoBridge
  [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.
  ☆122Updated 2 years ago
• Avnet / Ultra96-PYNQ
  Board files to build Ultra 96 PYNQ image
  ☆154Updated 4 months ago
• Juniper / open-register-design-tool
  Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
  ☆199Updated 6 months ago