Get started using Intel® FPGA tools on the Devcloud with tutorials, workshops, advanced courses, and sample projects built specifically for students, researchers, and developers. Visit our official Intel® FPGA Devcloud website:
☆124Jul 17, 2023Updated 2 years ago
Alternatives and similar repositories for FPGA-Devcloud
Users that are interested in FPGA-Devcloud are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆46Apr 1, 2026Updated 2 months ago
- ☆55Jan 26, 2023Updated 3 years ago
- ☆53May 28, 2023Updated 3 years ago
- Shakti: development platform for PlatformIO☆36May 31, 2022Updated 4 years ago
- Intel® FPGA Runtime for OpenCL™ Software Technology☆36Feb 25, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- TerosHDL documentation☆13Jul 27, 2025Updated 10 months ago
- ☆35Sep 10, 2024Updated last year
- RISC-V Integrated Matrix Development Repository☆24May 17, 2026Updated 3 weeks ago
- ☆30Jan 7, 2023Updated 3 years ago
- BLAS implementation for Intel FPGA☆78Nov 18, 2020Updated 5 years ago
- Main page☆33Feb 12, 2020Updated 6 years ago
- Quartus Lite docker☆38Sep 26, 2020Updated 5 years ago
- ☆13May 29, 2026Updated last week
- ☆13Aug 22, 2022Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Simulated Annealing for MAX-CUT problems on {+1,-1}-weighted complete graphs☆13Feb 2, 2019Updated 7 years ago
- https://ve0x10.in/idf-notes-sra/☆13May 27, 2020Updated 6 years ago
- ☆134Jun 1, 2026Updated last week
- ☆18Jul 3, 2025Updated 11 months ago
- Vitis_Accel_Examples☆595Mar 30, 2026Updated 2 months ago
- SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM☆124Nov 4, 2024Updated last year
- ☆22Aug 31, 2022Updated 3 years ago
- Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow☆93Mar 9, 2026Updated 2 months ago
- Open Programmable Acceleration Engine☆270Apr 21, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemVerilog Tutorial☆225Mar 7, 2026Updated 3 months ago
- ☆787Mar 20, 2026Updated 2 months ago
- Filter builder tool☆18Apr 11, 2022Updated 4 years ago
- ☆26Feb 15, 2025Updated last year
- SYCL Academy, a set of learning materials for SYCL heterogeneous programming☆529Feb 13, 2026Updated 3 months ago
- oneAPI Specification source files☆215May 20, 2026Updated 2 weeks ago
- ☆22Mar 25, 2024Updated 2 years ago
- ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor☆11Aug 23, 2017Updated 8 years ago
- PArallelLOOPgEneratoR: Threaded Loops Code Generation Infrastructure targeting Tensor Contraction Applications such as GEMMs, Convolution…☆19Jan 22, 2026Updated 4 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆28Jun 22, 2024Updated last year
- Accelerating the regular expression matching on FPGA for applications in Networking and Bioinformatics.☆13Nov 24, 2017Updated 8 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆341Jan 20, 2025Updated last year
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆46Jan 16, 2023Updated 3 years ago
- Mako is a low-pause, high-throughput garbage collector designed for memory-disaggregated datacenters.☆15Sep 2, 2024Updated last year
- Release KiteRF is a SDR system with K210 & FPGA & ESP32 as its core controller, which make SDR more intelligent, portable and cheap.☆25May 6, 2020Updated 6 years ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Jul 27, 2023Updated 2 years ago