Get started using Intel® FPGA tools on the Devcloud with tutorials, workshops, advanced courses, and sample projects built specifically for students, researchers, and developers. Visit our official Intel® FPGA Devcloud website:
☆124Jul 17, 2023Updated 3 years ago
Alternatives and similar repositories for FPGA-Devcloud
Users that are interested in FPGA-Devcloud are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆56May 28, 2023Updated 3 years ago
- SYCL-based 2D Stencil Simulation Framework☆18May 3, 2026Updated 3 months ago
- TerosHDL documentation☆13Updated this week
- ☆14Mar 12, 2021Updated 5 years ago
- Shakti: development platform for PlatformIO☆37May 31, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Intel® FPGA Runtime for OpenCL™ Software Technology☆36Feb 25, 2025Updated last year
- ☆35Sep 10, 2024Updated last year
- ☆30Jan 7, 2023Updated 3 years ago
- BLAS implementation for Intel FPGA☆79Nov 18, 2020Updated 5 years ago
- Main page☆35Feb 12, 2020Updated 6 years ago
- ☆13Jul 3, 2026Updated last month
- ☆13Aug 22, 2022Updated 4 years ago
- ☆138Aug 5, 2026Updated 3 weeks ago
- ☆25May 8, 2015Updated 11 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- "mmult" example using SDSoC for PYNQ board☆11Feb 23, 2017Updated 9 years ago
- ☆18Jul 3, 2025Updated last year
- Simulated Annealing for MAX-CUT problems on {+1,-1}-weighted complete graphs☆12Feb 2, 2019Updated 7 years ago
- Student starter code for Fall 2019 labs☆13Nov 28, 2019Updated 6 years ago
- ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor☆11Aug 23, 2017Updated 9 years ago
- Vitis_Accel_Examples☆604Jun 15, 2026Updated 2 months ago
- C++ template meta-programmable framework for authoring Pintools☆37Apr 1, 2020Updated 6 years ago
- ☆22Aug 31, 2022Updated 3 years ago
- Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow☆93Mar 9, 2026Updated 5 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Open Programmable Acceleration Engine☆270Jul 10, 2026Updated last month
- ☆804Jul 13, 2026Updated last month
- RISC-V Integrated Matrix Development Repository☆26Aug 24, 2026Updated last week
- Filter builder tool☆18Apr 11, 2022Updated 4 years ago
- ☆26Feb 15, 2025Updated last year
- SYCL Academy, a set of learning materials for SYCL heterogeneous programming☆541Aug 6, 2026Updated 3 weeks ago
- SystemVerilog Tutorial☆234Mar 7, 2026Updated 5 months ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- Implementation of a cache memory in verilog☆15Dec 5, 2017Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Samples for Intel® oneAPI Toolkits☆1,161Jul 28, 2026Updated last month
- Log file scanner used with EDA tools to classify errors and warnings☆13Nov 14, 2022Updated 3 years ago
- ☆10Jul 5, 2025Updated last year
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆343Jan 20, 2025Updated last year
- Accelerating the regular expression matching on FPGA for applications in Networking and Bioinformatics.☆13Nov 24, 2017Updated 8 years ago
- MoSAIC: Modular system for Acceleration Integration MoSAIC☆10Jul 16, 2026Updated last month
- Mako is a low-pause, high-throughput garbage collector designed for memory-disaggregated datacenters.☆15Sep 2, 2024Updated last year