Get started using Intel® FPGA tools on the Devcloud with tutorials, workshops, advanced courses, and sample projects built specifically for students, researchers, and developers. Visit our official Intel® FPGA Devcloud website:
☆123Jul 17, 2023Updated 2 years ago
Alternatives and similar repositories for FPGA-Devcloud
Users that are interested in FPGA-Devcloud are comparing it to the libraries listed below
Sorting:
- ☆46Sep 30, 2025Updated 5 months ago
- ☆55Jan 26, 2023Updated 3 years ago
- Intel® FPGA Runtime for OpenCL™ Software Technology☆36Feb 25, 2025Updated last year
- ☆13Jan 27, 2026Updated last month
- Shakti: development platform for PlatformIO☆35May 31, 2022Updated 3 years ago
- "mmult" example using SDSoC for PYNQ board☆11Feb 23, 2017Updated 9 years ago
- Training examples for SYCL☆49Nov 16, 2025Updated 3 months ago
- Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow☆90Mar 3, 2025Updated 11 months ago
- BLAS implementation for Intel FPGA☆78Nov 18, 2020Updated 5 years ago
- ☆35Sep 10, 2024Updated last year
- RISC-V Integrated Matrix Development Repository☆21Updated this week
- TerosHDL documentation☆13Jul 27, 2025Updated 7 months ago
- The Web Simulator is a lightweight tool for developing mobile web applications. Extending the Google Chrome developer tools, it enables r…☆52Jan 29, 2015Updated 11 years ago
- ☆11Jan 7, 2023Updated 3 years ago
- Filter builder tool☆18Apr 11, 2022Updated 3 years ago
- ☆30Jan 7, 2023Updated 3 years ago
- Student starter code for Fall 2019 labs☆13Nov 28, 2019Updated 6 years ago
- Quartus Lite docker☆38Sep 26, 2020Updated 5 years ago
- A control system for a prosthetic hand.☆20Dec 7, 2018Updated 7 years ago
- Implementation of a cache memory in verilog☆15Dec 5, 2017Updated 8 years ago
- SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM☆125Nov 4, 2024Updated last year
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆28Jun 22, 2024Updated last year
- ☆762Jan 22, 2026Updated last month
- ☆19Jan 29, 2024Updated 2 years ago
- SYCL Academy, a set of learning materials for SYCL heterogeneous programming☆526Feb 13, 2026Updated 2 weeks ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆335Jan 20, 2025Updated last year
- MoSAIC: Modular system for Acceleration Integration MoSAIC☆10Aug 22, 2025Updated 6 months ago
- Vitis_Accel_Examples☆584Dec 17, 2025Updated 2 months ago
- Introductory examples for using PYNQ with Alveo☆52Mar 14, 2023Updated 2 years ago
- ☆27Feb 15, 2025Updated last year
- SYCL materials for ENCCS workshop☆25Apr 25, 2023Updated 2 years ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Jul 27, 2023Updated 2 years ago
- Vitis Libraries☆1,071Feb 10, 2026Updated 2 weeks ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- Layer to integrate the ACRN hypervisor with the Yocto Project.☆26Aug 6, 2025Updated 6 months ago
- ☆36Feb 2, 2026Updated 3 weeks ago
- Keras implementation of the multi-channel cascaded architecture introduced in the paper "Brain Tumor Segmentation with Deep Neural Networ…☆23Jan 22, 2018Updated 8 years ago
- SYCL Benchmark Suite☆68Jun 22, 2025Updated 8 months ago
- Quantum Monte Carlo methods for Ising model☆27Mar 3, 2021Updated 4 years ago