Get started using Intel® FPGA tools on the Devcloud with tutorials, workshops, advanced courses, and sample projects built specifically for students, researchers, and developers. Visit our official Intel® FPGA Devcloud website:
☆122Jul 17, 2023Updated 3 years ago
Alternatives and similar repositories for FPGA-Devcloud
Users that are interested in FPGA-Devcloud are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆49Apr 1, 2026Updated 6 months ago
- TerosHDL documentation☆13Aug 26, 2026Updated last month
- ☆14Mar 12, 2021Updated 5 years ago
- Intel® FPGA Runtime for OpenCL™ Software Technology☆36Feb 25, 2025Updated last year
- ☆35Sep 10, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- BLAS implementation for Intel FPGA☆79Nov 18, 2020Updated 5 years ago
- A golang FITS format reader☆25Feb 12, 2014Updated 12 years ago
- Training examples for SYCL☆51Nov 16, 2025Updated 10 months ago
- ☆18Sep 25, 2026Updated last week
- Student starter code for Fall 2019 labs☆13Nov 28, 2019Updated 6 years ago
- Vitis_Accel_Examples☆606Aug 31, 2026Updated last month
- C++ template meta-programmable framework for authoring Pintools☆37Apr 1, 2020Updated 6 years ago
- https://ve0x10.in/idf-notes-sra/☆13May 27, 2020Updated 6 years ago
- Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow☆93Mar 9, 2026Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Open Programmable Acceleration Engine☆270Jul 10, 2026Updated 2 months ago
- ☆818Jul 13, 2026Updated 2 months ago
- SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM☆124Nov 4, 2024Updated last year
- RISC-V Integrated Matrix Development Repository☆27Sep 21, 2026Updated last week
- ☆26Feb 15, 2025Updated last year
- SYCL Academy, a set of learning materials for SYCL heterogeneous programming☆544Aug 6, 2026Updated last month
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- Archived oneAPI specification sources. The current dynamic specification is maintained on the UXL Foundation website and in project docum…☆216Sep 9, 2026Updated 3 weeks ago
- Log file scanner used with EDA tools to classify errors and warnings☆13Nov 14, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆10Jul 5, 2025Updated last year
- PArallelLOOPgEneratoR: Threaded Loops Code Generation Infrastructure targeting Tensor Contraction Applications such as GEMMs, Convolution…☆19Aug 4, 2026Updated last month
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆342Jan 20, 2025Updated last year
- Accelerating the regular expression matching on FPGA for applications in Networking and Bioinformatics.☆13Nov 24, 2017Updated 8 years ago
- MoSAIC: Modular system for Acceleration Integration MoSAIC☆10Jul 16, 2026Updated 2 months ago
- 中国科学技术大学计算机学院课程资源(https://mbinary.coding.me/ustc-cs/)☆10Dec 28, 2018Updated 7 years ago
- Mako is a low-pause, high-throughput garbage collector designed for memory-disaggregated datacenters.☆15Sep 2, 2024Updated 2 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆49Jan 16, 2023Updated 3 years ago
- SYCL materials for ENCCS workshop☆25Apr 25, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Release KiteRF is a SDR system with K210 & FPGA & ESP32 as its core controller, which make SDR more intelligent, portable and cheap.☆25May 6, 2020Updated 6 years ago
- HeteroRefactor: Refactoring for Heterogeneous Computing with FPGA☆11Mar 13, 2026Updated 6 months ago
- ASKAP Benchmark Packages☆13Nov 3, 2023Updated 2 years ago
- Keras implementation of the multi-channel cascaded architecture introduced in the paper "Brain Tumor Segmentation with Deep Neural Networ…☆23Jan 22, 2018Updated 8 years ago
- Preconditioned forward/backward clean algorithm☆12Sep 25, 2026Updated last week
- Source code for 'Data Parallel C++: Programming Accelerated Systems Using C++ and SYCL' by James Reinders, Ben Ashbaugh, James Brodman, M…☆292May 11, 2026Updated 4 months ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆15May 7, 2022Updated 4 years ago