Alternatives and similar repositories for Django2FPGAdemo

Users that are interested in Django2FPGAdemo are comparing it to the libraries listed below

• udara28 / SDRAM_Controller
  Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)
  ☆21Updated 9 years ago
• andrecp / myhdl_simple_uart
  A very simple UART implementation in MyHDL
  ☆17Updated 11 years ago
• tinyfpga / TinyFPGA-Computer-Project-Board
  An assemble-it-yourself computer project board using a TinyFPGA B2 module at its heart.
  ☆15Updated 7 years ago
• knielsen / ice40_stm32_fsmc_test
  A test of using the FSMC on STM32F4 to communicate directly with an ICE40 FPGA
  ☆12Updated 9 years ago
• f32c / tools
  ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)
  ☆22Updated last month
• jck / uhdl
  Utilities for MyHDL
  ☆19Updated 2 years ago
• lawrie / tiny_usb_examples
  Using the TinyFPGA BX USB code in user designs
  ☆51Updated 6 years ago
• PyLCARS / PythonUberHDL
  Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL
  ☆36Updated 7 years ago
• krabo0om / pauloBlaze
  A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.
  ☆22Updated 4 years ago
• duskwuff / Xilinx-ISE-Makefile
  An example of how to use the Xilinx ISE toolchain from the command line
  ☆62Updated 6 years ago
• devbisme / myhdlpeek
  Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.
  ☆40Updated last year
• umarcor / hwstudio
  GUI editor for hardware description designs
  ☆30Updated 2 years ago
• galacticstudios / KiCadVerilog
  Generate Verilog code from a KiCad netlist
  ☆64Updated last year
• mithro / kicad-pmod
  KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…
  ☆41Updated 4 years ago
• bunnie / netv2-soc
  NeTV2 SoC based on LiteX
  ☆17Updated 7 years ago
• emard / esp32ecp5
  micropython ESP32 programmer/flasher for ECP5 JTAG
  ☆74Updated 3 months ago
• DiegoRosales / VHDL_Modules
  VHDL Modules
  ☆24Updated 10 years ago
• quartiq / bscan_spi_bitstreams
  FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.
  ☆57Updated 2 years ago
• HarmonInstruments / verilog
  ☆20Updated 3 years ago
• open-tool-forge / summon-fpga-tools
  A simple script to build open-source FPGA tools.
  ☆54Updated 3 years ago
• oetr / FPGA-I2C-Minion
  A simple I2C minion in VHDL
  ☆61Updated 6 years ago
• vpecanins / max1000-tutorial
  Tutorial and example projects for the Arrow MAX1000 FPGA board
  ☆55Updated last year
• blackmesalabs / hyperram
  Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC
  ☆92Updated 7 years ago
• gtjennings1 / HyperBUS
  A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs
  ☆63Updated 6 years ago
• enjoy-digital / liteiclink
  Small footprint and configurable Inter-Chip communication cores
  ☆66Updated last month
• LaurentCabaret / pyVhdl2Sch
  pyVhdl2sch is a python based VHDL to (pdf) schematic converter
  ☆33Updated 6 years ago
• mnentwig / busbridge3
  Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency
  ☆19Updated 6 years ago
• emard / flearadio
  Digital FM Radio Receiver for FPGA
  ☆63Updated 9 years ago
• jsyk / miilink
  Connecting FPGA and MCU using Ethernet RMII
  ☆23Updated 9 years ago
• lawrie / blackicemxbook
  ☆27Updated 6 years ago