Vladilit / fpga-multi-effectLinks
FPGA-based Multi-Effects system for the electric guitar
☆135Updated 8 years ago
Alternatives and similar repositories for fpga-multi-effect
Users that are interested in fpga-multi-effect are comparing it to the libraries listed below
Sorting:
- A collection of demonstration digital filters☆154Updated last year
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆59Updated 4 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆77Updated 5 years ago
- A configurable C++ generator of pipelined Verilog FFT cores☆245Updated last year
- ☆45Updated last year
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆115Updated 4 years ago
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆276Updated last year
- VHDL I2S transmitter☆13Updated 6 years ago
- Verilog code for a simple synth module; developed on TinyFPGA BX☆99Updated 5 years ago
- Audio controller (I2S, SPDIF, DAC)☆86Updated 5 years ago
- Public examples of ICE40 HX8K examples using Icestorm☆110Updated 2 years ago
- Synthesizable SystemVerilog IP-Core of the I2S Receiver☆10Updated 5 years ago
- ☆30Updated 5 months ago
- A series of CORDIC related projects☆110Updated 8 months ago
- assorted library of utility cores for amaranth HDL☆94Updated 10 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- ☆134Updated 7 months ago
- Library of VHDL components that are useful in larger designs.☆235Updated last year
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆109Updated 8 years ago
- ☆98Updated last year
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆121Updated 4 years ago
- ☆65Updated 5 years ago
- SPI master and SPI slave for FPGA written in VHDL☆179Updated 4 years ago
- I2S transciever implemented in Verilog HDL☆30Updated 7 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆105Updated 4 years ago
- A tiny example of PCM to PDM pipeline on FPGA☆21Updated 3 years ago
- VHDL library 4 FPGAs☆181Updated this week
- A wishbone controlled PWM (audio) controller☆17Updated last year
- i2s core, with support for both transmit and receive☆31Updated 7 years ago
- A collection of phase locked loop (PLL) related projects☆107Updated last year