FPGA-based Multi-Effects system for the electric guitar
☆149Aug 5, 2017Updated 8 years ago
Alternatives and similar repositories for fpga-multi-effect
Users that are interested in fpga-multi-effect are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA based guitar effect station.☆35May 21, 2019Updated 7 years ago
- FPGA-based real-time guitar effects processor for the Terasic DE1-SoC, implementing distortion, overdrive, tremolo, echo and reverb in VH…☆30Updated this week
- Realtime audio DSP on the ZyBo☆10Jan 25, 2016Updated 10 years ago
- RTL and python for using the ADAU1761 audio codec on the Pynq-Z2 board from TUL☆13Dec 9, 2020Updated 5 years ago
- Notes on the Eclypse Z7 development board☆17Apr 9, 2026Updated 3 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Source files for Getting to Know Vivado course☆18Sep 2, 2020Updated 5 years ago
- Hardware description (VHDL) and configuration scripts (Python) of a versatile IIR Filter implemented as cascaded SOS/biquads. No vendor-s…☆21May 28, 2018Updated 8 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆39Dec 24, 2020Updated 5 years ago
- ARM / STM32F7 DIY synth workshop☆80Aug 22, 2016Updated 9 years ago
- ☆13Jan 6, 2021Updated 5 years ago
- A 5$ Xilinx ZYNQ development board.☆28Jan 25, 2023Updated 3 years ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- ☆10Aug 14, 2015Updated 10 years ago
- A Audio Interface for the Zedboard☆30Apr 13, 2015Updated 11 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V ISA based 32-bit processor written in HLS☆16Nov 7, 2019Updated 6 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 4 months ago
- i2s core, with support for both transmit and receive☆33May 24, 2018Updated 8 years ago
- Programmable multichannel ADPCM decoder for FPGA☆26Dec 28, 2020Updated 5 years ago
- An FPGA synthesizer with MIDI support☆40Aug 31, 2025Updated 10 months ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆48Apr 15, 2024Updated 2 years ago
- Reverse engineered SystemVerilog RTL version of the Yamaha OPL3 (YMF262) FM Synthesizer☆404Oct 2, 2025Updated 9 months ago
- Centaur, a framework for hybrid CPU-FPGA databases☆28May 2, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆65Nov 14, 2025Updated 8 months ago
- A simple TCP socket library for system verilog. Using the system verilog DPI, allows the user to read / write lines from a TCP socket con…☆19Apr 17, 2024Updated 2 years ago
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 8 years ago
- a free, portable, minimalist, work-in-progress RTPS implementation☆12Nov 1, 2017Updated 8 years ago
- Evaluation board for XMOS XE216-512-TQ128 multicore microcontroller☆13May 5, 2018Updated 8 years ago
- Simple examples to demonstrate full-stack Rust audio plugin dev with baseplug and iced_audio☆15Dec 5, 2021Updated 4 years ago
- NVMe-oF for Windows.☆15Feb 4, 2023Updated 3 years ago
- A faust-to-fpga compiler toolchain☆131Jun 3, 2026Updated last month
- a USB2 highspeed device core, written in amaranth HDL☆53Sep 17, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Apr 20, 2018Updated 8 years ago
- Hardware Description Language Translator☆19Jun 9, 2026Updated last month
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL☆36Sep 24, 2018Updated 7 years ago
- Dockerized FPGA toolchains containing openxc7, f4pga, vivado and more☆17Apr 3, 2025Updated last year
- Synthesizable FIR filters in VHDL☆15Jul 19, 2019Updated 7 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago