Atmelfan / lxi-rs
Rust implementation of protocols defined by "LAN eXtensions for Instrumentation"(LXI).
☆15Updated last year
Alternatives and similar repositories for lxi-rs:
Users that are interested in lxi-rs are comparing it to the libraries listed below
- GPIB IEEE 488.1 core☆24Updated 2 years ago
- A VXI-11 Instrument Server written in Python☆33Updated 2 years ago
- "Marble-Mini" Simple FMC carrier board with SFP, 2x FMC, PoE☆18Updated 3 years ago
- A Grako-based parser for IEEE 1149.1 Boundary-Scan Description Language (BSDL) files☆24Updated 4 years ago
- Small footprint and configurable JESD204B core☆42Updated 2 months ago
- USBTMC DAC firmware for the stm32f4 discovery board☆24Updated 10 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 3 months ago
- ☆45Updated 2 years ago
- (wip) LAN Instrument standard implemented on a STM32f7 Nucleo board using Ethernet / LwIP / SCPI / FreeRTOS☆24Updated 3 years ago
- Lib(X)SVF - A library for implementing SVF and XSVF JTAG players, forked from http://svn.clifford.at/libxsvf/☆23Updated 11 years ago
- ECP5 FPGA in an "S7 Mini" form factor☆79Updated 3 years ago
- ☆37Updated 3 years ago
- LiteX based FPGA gateware for Thunderscope.☆25Updated last year
- usb-jtag - Altera USB Blaster Emulation with a FX2☆70Updated 3 years ago
- USB Type-C Power Delivery FPGA☆19Updated 2 years ago
- USB serial device (CDC-ACM)☆38Updated 4 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- Xilinx Virtual Cable Daemon☆116Updated 3 weeks ago
- GPIB to USB adapter firmware for a Cortex M0 ARM microcontroller☆33Updated 10 years ago
- Xilinx virtual cable server for generic FTDI 4232H.☆56Updated last year
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- Gateware to communicate with the high speed parallel interface (HSPI) of the CH569 with a FPGA☆31Updated 2 years ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- Design files for sdr5 prototype (Zynq + AD9363)☆98Updated 5 years ago
- I2C Slave Interface (Vhdl)☆22Updated 3 years ago
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆28Updated 8 years ago
- WCH CH569 SerDes Reverse Engineering☆26Updated 2 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆34Updated 7 years ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆13Updated 4 years ago