Alternatives and similar repositories for lxi-rs

Users that are interested in lxi-rs are comparing it to the libraries listed below

• ngscopeclient / scopehal
  Test and measurement hardware abstraction library and protocol decodes. This is the library only. Most users should use scopehal-apps.
  ☆259Updated this week
• Laksen / kicad-bga-tools
  Tools to make life easier for PCB design with BGA's
  ☆48Updated 5 years ago
• rprinz08 / arty-s7-multinic
  ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface
  ☆18Updated 5 years ago
• lxi-tools / liblxi
  Open source LXI library
  ☆115Updated 9 months ago
• loxodes / tdr
  Prototype time domain reflectometer/sampling oscilloscope
  ☆53Updated 6 years ago
• adamgreig / ffp
  iCE40 FPGA, SPI flash, and CMSIS-DAP SWD programmer
  ☆70Updated 4 years ago
• MaartenBaert / alterpcb-tlinesim
  An open-source, cross-platform transmission line simulation tool.
  ☆59Updated last year
• BerkeleyLab / XVC-FTDI-JTAG
  Xilinx virtual cable server for generic FTDI 4232H.
  ☆59Updated last year
• 360nosc0pe / scope
  Siglent SDS1x0xX-E FPGA bitstreams
  ☆43Updated last year
• idea-fasoc / datasheet-scrubber
  ☆57Updated 7 months ago
• fmhess / fmh_gpib_core
  GPIB IEEE 488.1 core
  ☆26Updated 3 years ago
• juliancoy / zynqPCB
  An 8-layer board in Kicad built upon Xilinx Zynq Chip. Includes sound output, HDMI, DDR3, and Arduino Uno style header for screen connect…
  ☆66Updated 4 years ago
• tedyapo / sampling-scope-WIP
  Work towards an open-source multi-GHz sampling oscilloscope design
  ☆36Updated 6 years ago
• cyrozap / python-bsdl-parser
  A Grako-based parser for IEEE 1149.1 Boundary-Scan Description Language (BSDL) files
  ☆26Updated 4 months ago
• joshajohnson / ecp5-mini
  ECP5 FPGA in an "S7 Mini" form factor
  ☆89Updated 4 years ago
• gabriel-tenma-white / sdr5
  Design files for sdr5 prototype (Zynq + AD9363)
  ☆108Updated 6 years ago
• tmbinc / xvcd
  Xilinx Virtual Cable Daemon
  ☆124Updated 10 months ago
• coburnw / python-vxi11-server
  A VXI-11 Instrument Server written in Python
  ☆36Updated 9 months ago
• hydrausb3 / wch-ch569-serdes
  WCH CH569 SerDes Reverse Engineering
  ☆30Updated 3 years ago
• mnemocron / STM32F7_LXI_Device
  (wip) LAN Instrument standard implemented on a STM32f7 Nucleo board using Ethernet / LwIP / SCPI / FreeRTOS
  ☆27Updated 4 years ago
• BerkeleyLab / Marble-Mini
  "Marble-Mini" Simple FMC carrier board with SFP, 2x FMC, PoE
  ☆22Updated 4 years ago
• adamgreig / ecpdap
  ECPDAP allows you to program ECP5 FPGAs and attached SPI flash using CMSIS-DAP probes in JTAG mode.
  ☆72Updated 2 years ago
• viveris / jtag-boundary-scanner
  JTAG boundary scan debug & test tool.
  ☆170Updated last year
• zmarvel / python-openocd
  Thin Python wrapper around OpenOCD telnet console.
  ☆11Updated 6 years ago
• jancumps / pico_scpi_usbtmc_labtool
  LabVIEW compatible instrument on a Raspberry Pico
  ☆25Updated last week
• LubomirJagos42 / FreeCAD-OpenEMS-Export
  Simple GUI plugin for FreeCAD to export current model for EM simulation in OpenEMS
  ☆57Updated 7 months ago
• hydrausb3 / hydrausb3_fw
  HydraUSB3 (WCH CH569) open source test firmware / examples / libraries to experiment with streaming / high-speed protocols (USB2 HS, USB3…
  ☆88Updated 2 years ago
• Efinix-Inc / xyloni
  This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.
  ☆45Updated 2 years ago
• enjoy-digital / litejesd204b
  Small footprint and configurable JESD204B core
  ☆50Updated 2 months ago
• tvelliott / dsp_ice
  ICE40 8K FPGA / STM32F4 development system
  ☆62Updated 8 years ago