Gralerfics / FmcPGA
A pseudo Minecraft game running on Artix-7 FPGA in VHDL. Also the final project for SUSTech EE332-Digital-System-Designing.
☆72Updated last year
Alternatives and similar repositories for FmcPGA:
Users that are interested in FmcPGA are comparing it to the libraries listed below
- A smart watch based on STM32F405RGT6.☆14Updated last year
- An exquisite superscalar RV32GC processor.☆148Updated this week
- ☆125Updated 4 months ago
- RISC-V Development Boards Wandering Project. It is part of the Jiachen Project.☆32Updated this week
- Unofficial guide for ysyx students applying to ShanghaiTech University☆20Updated 6 months ago
- Online judge server for Verilog | verilogoj.ustc.edu.cn☆77Updated 6 months ago
- ☆31Updated last year
- ☆49Updated 3 weeks ago
- ☆11Updated 6 months ago
- Project for SUSTech Java course. A raytracing OthellooO game based on LWJGL.☆9Updated 8 months ago
- NJU Virtual Board☆246Updated 3 weeks ago
- ☆23Updated last month
- ☆22Updated 2 years ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated 10 months ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆109Updated 2 months ago
- a framework for building hardware verification platform using software method☆14Updated this week
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆9Updated 2 years ago
- 可移植的 RISC-V 解释执行模拟器。模拟了常见的SoC外设,支持运行主线Linux。A portable RISC-V emulator working in instruction-interpreting way. Common SoC peripherals ar…☆82Updated 3 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆71Updated last year
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆27Updated 9 months ago
- 一生一芯的信息发布和内容网站☆125Updated last year
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆37Updated last year
- ☆20Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆46Updated 2 months ago
- ☆61Updated 5 months ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆57Updated 2 years ago
- ☆78Updated 3 weeks ago
- ☆9Updated 2 years ago
- SUSTech CS202 (Computer Organization) Project, with CPU hardware implemented in Chisel(Scala) and software cross-compiled from Rust.☆29Updated last year