Gralerfics / FmcPGA
A pseudo Minecraft game running on Artix-7 FPGA in VHDL. Also the final project for SUSTech EE332-Digital-System-Designing.
☆75Updated last year
Alternatives and similar repositories for FmcPGA:
Users that are interested in FmcPGA are comparing it to the libraries listed below
- A smart watch based on STM32F405RGT6.☆14Updated last year
- An exquisite superscalar RV32GC processor.☆151Updated 2 months ago
- ☆140Updated 6 months ago
- ☆23Updated 2 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆21Updated last month
- Project for SUSTech Java course. A raytracing OthellooO game based on LWJGL.☆9Updated 10 months ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆60Updated 2 years ago
- RISC-V Development Boards Wandering Project. It is part of the Jiachen Project.☆36Updated last week
- ☆34Updated last year
- VSH(SHell for Visualizing vcd file)项目为数字波形文件命令行查看器。☆16Updated 2 weeks ago
- ☆62Updated 3 months ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆114Updated 4 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆30Updated 11 months ago
- ☆22Updated 2 years ago
- A lightweight IDE that supports verilog simulation and RISC-V code compilation☆52Updated 2 years ago
- 一生一芯的信息发布和内容网站☆128Updated last year
- NJU Virtual Board☆265Updated 3 months ago
- ☆63Updated 7 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆76Updated last year
- 可移 植的 RISC-V 解释执行模拟器。模拟了常见的SoC外设,支持运行主线Linux。A portable RISC-V emulator working in instruction-interpreting way. Common SoC peripherals ar…☆86Updated 5 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆146Updated 5 months ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆10Updated 2 years ago
- SUSTech CS202 (Computer Organization) Project, with CPU hardware implemented in Chisel(Scala) and software cross-compiled from Rust.☆31Updated last year
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆48Updated last year
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆114Updated 2 years ago
- ☆80Updated last month
- 香山微架构开放验证第一期:昆明湖BPU模块UT测试模块及环境☆26Updated 5 months ago
- ☆146Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆48Updated 4 months ago