Alternatives and similar repositories for FmcPGA

Users that are interested in FmcPGA are comparing it to the libraries listed below

• Gralerfics / ZeptoWatch
  A smart watch based on STM32F405RGT6.
  ☆14Updated last year
• LoveLonelyTime / Bergamot
  An exquisite superscalar RV32GC processor.
  ☆156Updated 4 months ago
• OSCPU / ysyx-workbench
  ☆148Updated 2 weeks ago
• OSCPU / yosys-sta
  ☆63Updated 3 weeks ago
• secure-v / vsh
  VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。
  ☆19Updated 3 weeks ago
• Xinyang-ZHANG / RISC_V_RV32I_5stage_pipeline
  5 stage pipeline, single cycle risc-V implementation
  ☆22Updated last year
• Gralerfics / OthellooO
  Project for SUSTech Java course. A raytracing OthellooO game based on LWJGL.
  ☆9Updated last year
• xiaowuzxc / SparrowRV
  An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.
  ☆62Updated 2 years ago
• ftppz / ShanghaiTech-YSYX
  Unofficial guide for ysyx students applying to ShanghaiTech University
  ☆21Updated 2 months ago
• YAVGroup / Verilog-OJ
  Online judge server for Verilog | verilogoj.ustc.edu.cn
  ☆80Updated 10 months ago
• lizhirui / AXI-SDCard-High-Speed-Controller
  A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)
  ☆118Updated 2 years ago
• ProjectDimlight / SOL-s-Verilog-Cheatsheet-for-Not-So-Beginners
  ☆22Updated 3 years ago
• FurryAcetylCoA / gtkwave-filter-process-RISC
  A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave
  ☆31Updated last month
• rand-fly / nscscc2023
  ☆15Updated 10 months ago
• MrAMS / verilogModuleAddPrefix
  verilog module add prefix script 可用于ysyx项目添加学号
  ☆13Updated last year
• ownery / riscv-isa-manual-cn
  ☆8Updated 2 years ago
• OSCPU / ysyxSoC
  ☆86Updated last week
• ysyx-ta / ysyx-summer-readings
  ☆66Updated 9 months ago
• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆276Updated 3 weeks ago
• ysyx-ta / ysyx-slides
  ☆25Updated last month
• MaZirui2001 / Zircon
  ☆25Updated 3 months ago
• Nitcloud / Digital-IDE
  在vscode上的数字设计开发插件
  ☆372Updated 2 years ago
• RainEggplant / vscode-verilog-integration
  使用 VSCode 舒适地开发 Verilog
  ☆30Updated 4 years ago
• RISMicroDevices / RMM4NC30F2X
  Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022
  ☆11Updated 2 years ago
• chipsalliance / rvdecoderdb
  The Scala parser to parse riscv/riscv-opcodes generate
  ☆20Updated this week
• ericsonj / verilog-format
  Verilog formatter
  ☆191Updated last year
• NoAXI / NoAXI-LoongArch-CPU
  Second Prize in NSCSCC 2024. Developed by team NoAXI from Hangzhou Dianzi University.
  ☆16Updated 7 months ago
• renyangang / riscv-mcu
  This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheral…
  ☆62Updated 3 weeks ago
• aystmjz / Music-Spectrum
  Pure FPGA implementation of music spectrum and waveform display, supporting background image loading from an SD card,FIR filtering-based …
  ☆15Updated 3 months ago
• lizhirui / DreamCore
  ☆64Updated 2 years ago