Gralerfics / FmcPGALinks
A pseudo Minecraft game running on Artix-7 FPGA in VHDL. Also the final project for SUSTech EE332-Digital-System-Designing.
☆89Updated last year
Alternatives and similar repositories for FmcPGA
Users that are interested in FmcPGA are comparing it to the libraries listed below
Sorting:
- An exquisite superscalar RV32GC processor.☆162Updated 11 months ago
- A smart watch based on STM32F405RGT6.☆14Updated last year
- VSH(SHell for Visualizing vcd file)项目为数字波形文件命令行查看器。☆24Updated last week
- ☆159Updated 2 weeks ago
- NJU Virtual Board☆296Updated 3 months ago
- Online judge server for Verilog | verilogoj.ustc.edu.cn☆82Updated last week
- 一生一芯的信息发布和内容网站☆134Updated 2 years ago
- RISC-V Development Boards Wandering Project. It is part of the Jiachen Project.☆44Updated this week
- ☆212Updated 2 months ago
- 在vscode上的数字设计开发插件☆391Updated 2 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆72Updated 2 years ago
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆32Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆82Updated 2 years ago
- Official website for Jiachen Project (甲辰计划).☆61Updated 2 months ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆119Updated last year
- ☆22Updated 3 years ago
- 可移植的 RISC-V 解释执行模拟器。模拟了常见的SoC外设,支持运行主线Linux。A portable RISC-V emulator working in instruction-interpreting way. Common SoC peripherals ar…☆93Updated last year
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Updated 9 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆50Updated 2 months ago
- ☆63Updated 2 months ago
- ☆30Updated 6 months ago
- ☆91Updated 2 months ago
- ☆29Updated 10 months ago
- Verilog formatter☆199Updated last year
- ☆20Updated last year
- Documentation for XiangShan Design☆37Updated 2 months ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆126Updated 3 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆180Updated 4 years ago
- All in one vscode plugin for HDL development☆992Updated 6 months ago
- ☆17Updated last year