Gralerfics / FmcPGA
A pseudo Minecraft game running on Artix-7 FPGA in VHDL. Also the final project for SUSTech EE332-Digital-System-Designing.
☆76Updated last year
Alternatives and similar repositories for FmcPGA:
Users that are interested in FmcPGA are comparing it to the libraries listed below
- An exquisite superscalar RV32GC processor.☆155Updated 3 months ago
- A smart watch based on STM32F405RGT6.☆14Updated last year
- ☆144Updated 7 months ago
- Project for SUSTech Java course. A raytracing OthellooO game based on LWJGL.☆9Updated 11 months ago
- The Scala parser to parse riscv/riscv-opcodes generate☆18Updated this week
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆62Updated 2 years ago
- ☆62Updated last week
- ☆22Updated 2 years ago
- NJU Virtual Board☆269Updated 3 months ago
- Online judge server for Verilog | verilogoj.ustc.edu.cn☆79Updated 9 months ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- Unofficial guide for ysyx students applying to ShanghaiTech University☆21Updated last month
- ☆35Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆152Updated 6 months ago
- ☆66Updated 8 months ago
- ☆85Updated 2 months ago
- VSH(SHell for Visualizing vcd file)项目为数字波形文件命令行查看器。☆19Updated this week
- ☆14Updated last year
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆10Updated 2 years ago
- 一生一芯的信息发布和内容网站☆130Updated last year
- Second Prize in NSCSCC 2024. Developed by team NoAXI from Hangzhou Dianzi University.☆16Updated 7 months ago
- ☆64Updated 2 years ago
- ☆27Updated this week
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆115Updated 2 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆48Updated 5 months ago
- 可移植的 RISC-V 解释执行模拟器。模拟了常见的SoC外设,支持运行主线Linux。A portable RISC-V emulator working in instruction-interpreting way. Common SoC peripherals ar…☆86Updated 6 months ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆173Updated 3 years ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆16Updated 3 months ago
- RISC-V Development Boards Wandering Project. It is part of the Jiachen Project.☆36Updated last week
- Basic chisel difftest environment for RTL design (WIP☆18Updated last month