Alternatives and similar repositories for FmcPGA

Users that are interested in FmcPGA are comparing it to the libraries listed below

• LoveLonelyTime / Bergamot
  An exquisite superscalar RV32GC processor.
  ☆161Updated 8 months ago
• secure-v / vsh
  VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。
  ☆24Updated 3 weeks ago
• OSCPU / ysyx-workbench
  ☆156Updated last week
• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆290Updated 3 weeks ago
• Gralerfics / ZeptoWatch
  A smart watch based on STM32F405RGT6.
  ☆14Updated last year
• rv2036 / riscv-board-wandering
  RISC-V Development Boards Wandering Project. It is part of the Jiachen Project.
  ☆43Updated this week
• YAVGroup / Verilog-OJ
  Online judge server for Verilog | verilogoj.ustc.edu.cn
  ☆80Updated last year
• ftppz / ShanghaiTech-YSYX
  Unofficial guide for ysyx students applying to ShanghaiTech University
  ☆22Updated 7 months ago
• jiegec / blog-source
  The source of my blog.
  ☆45Updated 2 weeks ago
• gtxzsxxk / temu
  可移植的 RISC-V 解释执行模拟器。模拟了常见的SoC外设，支持运行主线Linux。A portable RISC-V emulator working in instruction-interpreting way. Common SoC peripherals ar…
  ☆93Updated 11 months ago
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆132Updated last year
• xiaowuzxc / SparrowRV
  An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.
  ☆65Updated 2 years ago
• ISRC-CAS / riscv-isa-manual-cn
  ☆191Updated last year
• ericsonj / verilog-format
  Verilog formatter
  ☆198Updated last year
• NOP-Processor / NOP-Core
  High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)
  ☆84Updated 2 years ago
• OSCPU / yosys-sta
  ☆83Updated 5 months ago
• OpenXiangShan / XiangShan-Design-Doc
  Documentation for XiangShan Design
  ☆32Updated 2 weeks ago
• Nitcloud / Digital-IDE
  在vscode上的数字设计开发插件
  ☆386Updated 2 years ago
• MaZirui2001 / Zircon
  ☆30Updated 8 months ago
• gmlayer0 / wired
  Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.
  ☆31Updated last year
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆180Updated 11 months ago
• OpenXiangShan / gsim
  ☆54Updated 3 weeks ago
• FurryAcetylCoA / gtkwave-filter-process-RISC
  A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave
  ☆31Updated 5 months ago
• cyyself / cemu
  A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …
  ☆118Updated 10 months ago
• iFuProcessor / iFuCore
  ☆20Updated last year
• chipsalliance / rvdecoderdb
  The Scala parser to parse riscv/riscv-opcodes generate
  ☆21Updated 3 weeks ago
• ysyx-ta / ysyx-slides
  ☆30Updated 3 months ago
• MrAMS / verilogModuleAddPrefix
  verilog module add prefix script 可用于ysyx项目添加学号
  ☆13Updated last year
• puckbee / moli
  ☆32Updated 2 months ago
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆157Updated this week