Gralerfics / FmcPGA

Related projects ⓘ

Alternatives and complementary repositories for FmcPGA

• Gralerfics / ZeptoWatch
  A smart watch based on STM32F405RGT6.
  ☆14Updated 10 months ago
• LoveLonelyTime / Bergamot
  An exquisite superscalar RV32GC processor.
  ☆143Updated 6 months ago
• MrAMS / verilogModuleAddPrefix
  verilog module add prefix script 可用于ysyx项目添加学号
  ☆13Updated 8 months ago
• OSCPU / ysyx-workbench
  ☆119Updated 2 months ago
• Gralerfics / OthellooO
  Project for SUSTech Java course. A raytracing OthellooO game based on LWJGL.
  ☆9Updated 6 months ago
• cyyself / cemu
  A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …
  ☆107Updated 3 weeks ago
• OSCPU / yosys-sta
  ☆43Updated 4 months ago
• OSCPU / ysyxSoC
  ☆76Updated 2 months ago
• ProjectDimlight / SOL-s-Verilog-Cheatsheet-for-Not-So-Beginners
  ☆22Updated 2 years ago
• gtxzsxxk / temu
  可移植的 RISC-V 解释执行模拟器。模拟了常见的SoC外设，支持运行主线Linux。A portable RISC-V emulator working in instruction-interpreting way. Common SoC peripherals ar…
  ☆76Updated last month
• RISMicroDevices / RMM4NC30F2X
  Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022
  ☆9Updated 2 years ago
• lizhirui / AXI-SDCard-High-Speed-Controller
  A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)
  ☆107Updated 2 years ago
• cyyself / soc-simulator
  A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
  ☆43Updated 2 weeks ago
• YAVGroup / Verilog-OJ
  Online judge server for Verilog | verilogoj.ustc.edu.cn
  ☆77Updated 4 months ago
• xiaowuzxc / SparrowRV
  An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.
  ☆54Updated last year
• ftppz / ShanghaiTech-YSYX
  Unofficial guide for ysyx students applying to ShanghaiTech University
  ☆16Updated 4 months ago
• lizhirui / DreamCore
  ☆63Updated 2 years ago
• rand-fly / nscscc2023
  ☆11Updated 4 months ago
• FurryAcetylCoA / gtkwave-filter-process-RISC
  A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave
  ☆25Updated 7 months ago
• YanWQ-monad / SUSTech_CS202_Project-CPU
  SUSTech CS202 (Computer Organization) Project, with CPU hardware implemented in Chisel(Scala) and software cross-compiled from Rust.
  ☆28Updated last year
• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆235Updated 3 months ago
• ysyx-ta / ysyx-summer-readings
  ☆60Updated 3 months ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆116Updated last month
• XS-MLVP / toffee
  a framework for building hardware verification platform using software method
  ☆12Updated last week
• rv2036 / rv2036-website
  Official website for Jiachen Project (甲辰计划).
  ☆48Updated 8 months ago
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆24Updated 5 months ago
• NOP-Processor / NOP-Core
  High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)
  ☆69Updated last year
• MaZirui2001 / Zircon
  ☆20Updated last month
• eda-lab / FPGA_DevKit_HX1006A
  ☆23Updated 3 years ago
• USTC-System-Courses / CECS-Lab
  ☆32Updated last year