Alternatives and similar repositories for FmcPGA

Users that are interested in FmcPGA are comparing it to the libraries listed below

• Gralerfics / ZeptoWatch
  A smart watch based on STM32F405RGT6.
  ☆14Updated last year
• LoveLonelyTime / Bergamot
  An exquisite superscalar RV32GC processor.
  ☆159Updated 5 months ago
• OSCPU / ysyx-workbench
  ☆151Updated 3 weeks ago
• Gralerfics / OthellooO
  Project for SUSTech Java course. A raytracing OthellooO game based on LWJGL.
  ☆9Updated last year
• YAVGroup / Verilog-OJ
  Online judge server for Verilog | verilogoj.ustc.edu.cn
  ☆80Updated last year
• OSCPU / yosys-sta
  ☆72Updated 2 months ago
• secure-v / vsh
  VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。
  ☆19Updated 2 months ago
• ProjectDimlight / SOL-s-Verilog-Cheatsheet-for-Not-So-Beginners
  ☆22Updated 3 years ago
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆131Updated last year
• MrAMS / Nagi
  基于difftest改进的CPU敏捷开发框架（龙芯杯2024）
  ☆17Updated 9 months ago
• FurryAcetylCoA / gtkwave-filter-process-RISC
  A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave
  ☆31Updated 2 months ago
• rand-fly / nscscc2023
  ☆17Updated last year
• YanWQ-monad / SUSTech_CS202_Project-CPU
  SUSTech CS202 (Computer Organization) Project, with CPU hardware implemented in Chisel(Scala) and software cross-compiled from Rust.
  ☆34Updated 2 years ago
• xiaowuzxc / SparrowRV
  An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.
  ☆62Updated 2 years ago
• OSCPU / ysyxSoC
  ☆86Updated last month
• USTC-System-Courses / CECS-Lab
  ☆38Updated last year
• Gralerfics / My-Collection-of-Works
  一些相对完整的项目、课程设计仓库索引。
  ☆16Updated last year
• RainEggplant / vscode-verilog-integration
  使用 VSCode 舒适地开发 Verilog
  ☆32Updated 4 years ago
• ftppz / ShanghaiTech-YSYX
  Unofficial guide for ysyx students applying to ShanghaiTech University
  ☆21Updated 4 months ago
• howardlau1999 / flapga-mario
  FlaPGA Mario - A flappy-bird like video game implemented in Verilog for Basys3
  ☆29Updated 6 years ago
• redlightASl / Notes
  ☆80Updated last week
• LoveLonelyTime / LLTRISC-V
  LoveLonelyTime's RISC-V core basic version, RV32I, five pipeline stages.
  ☆17Updated last year
• lizhirui / AXI-SDCard-High-Speed-Controller
  A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)
  ☆121Updated 2 years ago
• OSCPU / chisel-playground
  ☆68Updated 4 months ago
• lizhirui / DreamCore
  ☆64Updated 2 years ago
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆24Updated last year
• MaZirui2001 / Zircon
  ☆26Updated 5 months ago
• ysyx-ta / ysyx-summer-readings
  ☆66Updated 10 months ago
• rv2036 / riscv-board-wandering
  RISC-V Development Boards Wandering Project. It is part of the Jiachen Project.
  ☆41Updated this week
• jiegec / blog-source
  The source of my blog.
  ☆32Updated this week