Gralerfics / FmcPGALinks
A pseudo Minecraft game running on Artix-7 FPGA in VHDL. Also the final project for SUSTech EE332-Digital-System-Designing.
☆84Updated last year
Alternatives and similar repositories for FmcPGA
Users that are interested in FmcPGA are comparing it to the libraries listed below
Sorting:
- An exquisite superscalar RV32GC processor.☆160Updated 7 months ago
- A smart watch based on STM32F405RGT6.☆14Updated last year
- VSH(SHell for Visualizing vcd file)项目为数字波形文件命令行查看器。☆23Updated 2 weeks ago
- 在vscode上的数字设计开发插件☆386Updated 2 years ago
- Online judge server for Verilog | verilogoj.ustc.edu.cn☆81Updated last year
- RISC-V Development Boards Wandering Project. It is part of the Jiachen Project.☆43Updated this week
- ☆156Updated last week
- 可移植的 RISC-V 解释执行模拟器。模拟了常见的SoC外设,支持运行主线Linux。A portable RISC-V emulator working in instruction-interpreting way. Common SoC peripherals ar…☆93Updated 11 months ago
- 一生一芯的信息发布和内容网站☆132Updated last year
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆62Updated 2 years ago
- Official website for Jiachen Project (甲辰计划).☆59Updated 8 months ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆123Updated 3 years ago
- NJU Virtual Board☆287Updated last week
- ☆186Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Updated 2 years ago
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆30Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 9 months ago
- ☆64Updated 2 years ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆117Updated 10 months ago
- Verilog formatter☆198Updated last year
- ☆78Updated 4 months ago
- ☆83Updated last month
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆61Updated last year
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆174Updated 4 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 4 months ago
- 使用 VSCode 舒适地开发 Verilog☆34Updated 5 years ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆22Updated 6 months ago
- The Scala parser to parse riscv/riscv-opcodes generate☆21Updated 2 months ago
- ☆20Updated last year
- The decoder library for jemu execution and web documentation☆54Updated last year