Alternatives and similar repositories for FmcPGA

Users that are interested in FmcPGA are comparing it to the libraries listed below

• LoveLonelyTime / Bergamot
  An exquisite superscalar RV32GC processor.
  ☆162Updated 10 months ago
• Gralerfics / ZeptoWatch
  A smart watch based on STM32F405RGT6.
  ☆14Updated last year
• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆294Updated 2 months ago
• rv2036 / riscv-board-wandering
  RISC-V Development Boards Wandering Project. It is part of the Jiachen Project.
  ☆44Updated 3 weeks ago
• secure-v / vsh
  VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。
  ☆24Updated last month
• YAVGroup / Verilog-OJ
  Online judge server for Verilog | verilogoj.ustc.edu.cn
  ☆82Updated last year
• gtxzsxxk / temu
  可移植的 RISC-V 解释执行模拟器。模拟了常见的SoC外设，支持运行主线Linux。A portable RISC-V emulator working in instruction-interpreting way. Common SoC peripherals ar…
  ☆94Updated last year
• OSCPU / ysyx-workbench
  ☆157Updated 3 weeks ago
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆135Updated 2 years ago
• xiaowuzxc / SparrowRV
  An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.
  ☆72Updated 2 years ago
• NOP-Processor / NOP-Core
  High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)
  ☆82Updated 2 years ago
• MAdrid1011 / Zircon
  ☆29Updated 10 months ago
• ISRC-CAS / riscv-isa-manual-cn
  ☆206Updated last month
• Nitcloud / Digital-IDE
  在vscode上的数字设计开发插件
  ☆389Updated 2 years ago
• iFuProcessor / iFuCore
  ☆20Updated last year
• OpenXiangShan / XiangShan-Design-Doc
  Documentation for XiangShan Design
  ☆36Updated last month
• rv2036 / rv2036-website
  Official website for Jiachen Project (甲辰计划).
  ☆61Updated last month
• MrAMS / verilogModuleAddPrefix
  verilog module add prefix script 可用于ysyx项目添加学号
  ☆13Updated last year
• cyyself / soc-simulator
  A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
  ☆50Updated 2 months ago
• ysyx-ta / ysyx-slides
  ☆30Updated 5 months ago
• OSCPU / yosys-sta
  ☆86Updated 2 weeks ago
• ericsonj / verilog-format
  Verilog formatter
  ☆199Updated last year
• ftppz / ShanghaiTech-YSYX
  Unofficial guide for ysyx students applying to ShanghaiTech University
  ☆23Updated 9 months ago
• cyyself / cemu
  A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …
  ☆119Updated last year
• ProjectDimlight / SOL-s-Verilog-Cheatsheet-for-Not-So-Beginners
  ☆22Updated 3 years ago
• chipsalliance / rvdecoderdb
  The Scala parser to parse riscv/riscv-opcodes generate
  ☆21Updated 2 months ago
• gzzyyxh / Quafu
  A small SoC with a pipeline 32-bit RISC-V CPU.
  ☆66Updated 3 years ago
• gmlayer0 / wired
  Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.
  ☆32Updated last year
• plctlab / plct-toolbox
  PLCT工具箱
  ☆30Updated 3 years ago
• lizhirui / AXI-SDCard-High-Speed-Controller
  A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)
  ☆126Updated 3 years ago