attila-gpu / attila-sim
☆32Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for attila-sim
- ROCm - AMDGPU Compute Application Binary Interface☆40Updated 2 years ago
- gem5 simulator with a gpgpu+graphics GPU model☆48Updated 4 years ago
- Port of LLVM/Clang C compiler to Nyuzi parallel processor architecture☆62Updated last year
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆85Updated last year
- A graphics tracing and replay framework to explore system-level effects on heterogeneous CPU+GPU memory systems.☆14Updated 6 years ago
- RISC-V GPGPU☆34Updated 4 years ago
- SPIR-V fragment shader GPU core based on RISC-V☆36Updated 3 years ago
- Vortex Graphics☆59Updated last month
- FGPU is a soft GPU architecture general purpose computing☆56Updated 4 years ago
- HLS branch of Halide☆77Updated 6 years ago
- FPGA accelerated ray tracer, implemented in C++ and HLS☆27Updated 8 years ago
- ☆141Updated last week
- Simple Path Tracer on an FPGA☆34Updated 3 years ago
- Experiments with fixed function renderers and Chisel HDL☆58Updated 5 years ago
- LLVM AMDGPU Assembler Helper Tools☆111Updated 7 years ago
- Multi2Sim source code☆115Updated 5 years ago
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆33Updated 3 years ago
- assembler for NVIDIA FERMI. Imported from Google Code☆70Updated 9 years ago
- 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.☆70Updated 4 years ago
- ☆15Updated 3 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- C++17 implementation of an AST for Verilog code generation☆24Updated last year
- Microprobe: Microbenchmark generation framework☆20Updated 4 months ago
- simple cache latency test☆9Updated 3 years ago
- A Synthesizable implementation of H.264 Video Decoding☆31Updated 8 years ago
- Universal number Posit HDL Arithmetic Architecture generator☆52Updated 5 years ago
- upstream: https://github.com/RALC88/gem5☆32Updated last year
- Source code of the simulator used in the Mosaic paper from MICRO 2017: "Mosaic: A GPU Memory Manager with Application-Transparent Support…☆40Updated 6 years ago
- Parallel Array of Simple Cores. Multicore processor.☆92Updated 5 years ago
- A parallel and distributed simulator for thousand-core chips☆22Updated 6 years ago