attila-gpu / attila-sim
☆35Updated 3 years ago
Alternatives and similar repositories for attila-sim:
Users that are interested in attila-sim are comparing it to the libraries listed below
- gem5 simulator with a gpgpu+graphics GPU model☆56Updated 4 years ago
- Vulkan-Sim is a GPU architecture simulator for Vulkan ray tracing based on GPGPU-Sim and Mesa.☆59Updated 2 months ago
- FGPU is a soft GPU architecture general purpose computing☆57Updated 4 years ago
- ☆61Updated 7 years ago
- FPGA accelerated ray tracer, implemented in C++ and HLS☆28Updated 8 years ago
- SPIR-V fragment shader GPU core based on RISC-V☆38Updated 3 years ago
- RISC-V GPGPU☆34Updated 5 years ago
- HLS branch of Halide☆76Updated 6 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆99Updated last year
- MIAOW2.0 FPGA implementable design☆12Updated 7 years ago
- ROCm - AMDGPU Compute Application Binary Interface☆41Updated 3 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- ☆13Updated 3 years ago
- 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.☆78Updated 4 years ago
- A graphics tracing and replay framework to explore system-level effects on heterogeneous CPU+GPU memory systems.☆15Updated 7 years ago
- Algorithmic C Math Library☆61Updated 4 months ago
- Port of LLVM/Clang C compiler to Nyuzi parallel processor architecture☆63Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- NVDLA modifications for GreenSocs qbox (https://git.greensocs.com/qemu/qbox)☆23Updated 6 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 7 years ago
- assembler for NVIDIA FERMI. Imported from Google Code☆72Updated 10 years ago
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆38Updated 3 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆18Updated 6 years ago
- Simple Path Tracer on an FPGA☆34Updated 3 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated last week
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated last year
- Vector math library using RISC-V vector ISA via C intrinsic☆17Updated 5 months ago
- Universal number Posit HDL Arithmetic Architecture generator☆57Updated 5 years ago
- upstream: https://github.com/RALC88/gem5☆31Updated last year