ShiqiYu / AIEthicsView external linksLinks
《人工智能法规、伦理与社会影响》书稿
☆13Aug 28, 2021Updated 4 years ago
Alternatives and similar repositories for AIEthics
Users that are interested in AIEthics are comparing it to the libraries listed below
Sorting:
- Desktop Debugger for CS303 (Artificial Intelligence) Gomoku Project / 和自己的五子棋 AI 桌面对战☆16Sep 27, 2019Updated 6 years ago
- SUSTech 计算机导论B 课程笔记总结~☆17Sep 18, 2023Updated 2 years ago
- 南方科技大学CS109计算机程序设计基础期末project的一些指南☆24Dec 15, 2023Updated 2 years ago
- SUSTech's CS302 Operating System in 2020Spring☆39Jun 26, 2022Updated 3 years ago
- Course materials of SUSTech CS308 Computer Vision (2021 fall)☆28Sep 14, 2022Updated 3 years ago
- SUSTech CS202 (Computer Organization) Project, with CPU hardware implemented in Chisel(Scala) and software cross-compiled from Rust.☆34Jun 16, 2023Updated 2 years ago
- LaTeX template for SUSTech homeworks☆27Apr 28, 2019Updated 6 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆11Dec 27, 2022Updated 3 years ago
- 为南科大学生开发的各种服务或工具（官方、非官方）☆83Jun 19, 2024Updated last year
- My CS305 Computer Networking Lab Assignments☆30Nov 14, 2018Updated 7 years ago
- ☆14Aug 4, 2021Updated 4 years ago
- ☆12Aug 26, 2016Updated 9 years ago
- Verilog implementation of MC68851 Memory Management Unit☆13Feb 26, 2018Updated 7 years ago
- code for "Multi-modality contrastive learning for sarcopenia screening from hip X-rays and clinical information" in MICCAI 2023☆16Dec 3, 2025Updated 2 months ago
- A simple fisheye distortion correction program☆36May 22, 2021Updated 4 years ago
- https://nnsmith-asplos.rtfd.io Artifact of "NNSmith: Generating Diverse and Valid Test Cases for Deep Learning Compilers" ASPLOS'23☆11Mar 29, 2023Updated 2 years ago
- ☆11Mar 22, 2024Updated last year
- Code for "Training Adversarially Robust Sparse Networks via Bayesian Connectivity Sampling" [ICML 2021]☆10Mar 14, 2022Updated 3 years ago
- Multimedia SoC Design with Specialization on Application Acceleration with High-Level-Synthesis [2020 Fall]☆12Jun 15, 2021Updated 4 years ago
- 本仓库储存了全志V3s芯片的开发板相关资料。仓库中包含了开发板原理图、PCB和制造文件以及相对应的u-boot、Linux Kernel、Buildroot的构建脚本。This repository stores development board related inf…☆13Sep 5, 2023Updated 2 years ago
- ☆12Aug 15, 2018Updated 7 years ago
- Official Code Implementation for the CCS 2022 Paper "On the Privacy Risks of Cell-Based NAS Architectures"☆11Nov 21, 2022Updated 3 years ago
- Model summary of keras pre-trained neural networks.☆12Aug 1, 2019Updated 6 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- A curated list for Efficient Large Language Models☆11Mar 25, 2024Updated last year
- Jumpstart your custom DNN accelerator today. This project holds scripts to build and start containers that can compile binaries to the ze…☆10Jun 17, 2020Updated 5 years ago
- Computational Memory Neural Network Compiler☆11Aug 11, 2021Updated 4 years ago
- Learning playground for Argus-SAF☆10Dec 27, 2018Updated 7 years ago
- WriteUps for CTF☆10Nov 13, 2024Updated last year
- Web based xterm with golang backend.☆11Jul 18, 2022Updated 3 years ago
- Verilog RTL Implementation of DNN☆10Jun 26, 2018Updated 7 years ago
- This is Max's blog, something interesting in it.☆13Jan 1, 2023Updated 3 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated this week
- PLCT实验室2019年开放日资料（OpenDay-2019）☆11Dec 20, 2019Updated 6 years ago
- ☆13Jul 25, 2024Updated last year
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13May 26, 2016Updated 9 years ago
- cookiecutter template for setting up Sphinx docs with Markdown support☆11Sep 22, 2024Updated last year
- ☆10Dec 13, 2021Updated 4 years ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆14Aug 25, 2023Updated 2 years ago