litz-lab / scarab-infra
A set of tools that automate the execution of scarab simulations
☆11Updated this week
Alternatives and similar repositories for scarab-infra:
Users that are interested in scarab-infra are comparing it to the libraries listed below
- ☆12Updated 11 months ago
- [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)☆14Updated 4 years ago
- 自嗨虚拟化软件 - 'Enjoy yourself' type-1 hypervisor software☆25Updated 3 years ago
- Heterogeneous Containerization of Large Language Model Apps☆41Updated 3 weeks ago
- Lower chisel memories to SRAM macros☆12Updated last year
- Asynchronous semantics for architectural simulation and synthesis.☆21Updated 3 weeks ago
- hugepage allocator implement with rust☆10Updated last year
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 3 years ago
- What if everything is a io_uring?☆16Updated 2 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆18Updated 4 months ago
- Linux source code for ISCA 2020 paper "Enhancing and Exploiting Contiguity for Fast Memory Virtualization"☆18Updated 4 years ago
- Benchmarking code for evaluating the cost of cache coherence protocols implemented on different platforms☆14Updated 4 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆12Updated 5 months ago
- Being a full-stack hacker, RISCV, LLVM, and more.☆17Updated 3 years ago
- Tools and experiments for 0sim. Simulate system software behavior on machines with terabytes of main memory from your desktop.☆21Updated 4 years ago
- ☆30Updated last year
- SquirrelFS: A crash-consistent Rust file system for persistent memory (OSDI 24)☆57Updated 2 months ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- Apple Silicon TSO Enabler for Linux☆16Updated last year
- Simple library for decoding RISC-V instructions☆23Updated 8 months ago
- 在RISC-V处理器上实现一个轻量级的Hypervisor。☆12Updated 4 years ago
- ioring wrapper for windows-rs☆21Updated 2 years ago
- 洛佳的异步内核实验室,第二版☆13Updated 3 years ago
- Game Engine From Scratch -- Rust China Conference 2020 topic by LemonHX and his team.☆14Updated 4 years ago
- Distributed, Replicated, Protocol-generic Key-value Store in Async Rust For SMR Protocols Research☆13Updated 5 months ago
- Rust RISC-V Virtual Machine☆97Updated 5 months ago
- Booting multi-processors on x86 bare-metal.☆11Updated 3 years ago
- RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core☆17Updated last year
- Userspace eBPF Runtime Benchmarking Test Suite and Results☆14Updated last year
- Codes for MO's Trading☆15Updated 3 years ago