thejackal360 / OpenSPICE
Simulate electronic circuit using Python and the Ngspice / Xyce simulators
☆147Updated last year
Related projects ⓘ
Alternatives and complementary repositories for OpenSPICE
- Silicon Layout Wizard☆160Updated this week
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆141Updated 5 months ago
- A configurable RTL to bitstream FPGA toolchain☆256Updated last week
- An attempt to recreate the RP2040 PIO in an FPGA☆292Updated 5 months ago
- Lumped-element impedance calculator and frequency-domain plotter.☆53Updated 7 months ago
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆39Updated 7 months ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆110Updated 2 weeks ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆88Updated 4 months ago
- iCEBreaker Workshop☆123Updated 9 months ago
- Book repository "Analysis and Design of Elementary MOS Amplifier Stages"☆337Updated 2 months ago
- A fully-integrated FT8 protocol receiver on 130nm CMOS☆58Updated 2 years ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆334Updated this week
- ☆84Updated last week
- List of FPGA Lattice boards using open tools☆309Updated 7 months ago
- 2 hour crash course in FPGAs☆193Updated 3 years ago
- Python based Printed Circuit Board (PCB) layout and design package based on CuFlow.☆131Updated 10 months ago
- Documenting the Lattice ECP5 bit-stream format.☆51Updated last year
- Synthesizable temperature sensor for Tiny Tapeout 03, developed by IIC@JKU.☆20Updated 10 months ago
- Example LED blinking project for your FPGA dev board of choice☆165Updated 3 months ago
- ☆55Updated 3 months ago
- ☆55Updated 2 years ago
- Turn WaveDrom timing diagrams into ASCII art☆148Updated 8 months ago
- experimental procedural PCB layout program☆224Updated last week
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆24Updated last month
- Python Frontend For VHDL And Verilog☆19Updated 2 weeks ago
- Virtual Machine for analog with the open source Sky130A PDK☆32Updated 2 months ago
- Documenting Lattice's 28nm FPGA parts☆143Updated 10 months ago
- Open-source version of SLiCAP, implemented in python☆35Updated 2 months ago
- A python module for seamless integration of analog filters designed in LTspice into Python3/Numpy signal processing projects.☆49Updated 3 weeks ago