coccocarmiano / formulariosetmpolito
☆7Updated 2 years ago
Alternatives and similar repositories for formulariosetmpolito:
Users that are interested in formulariosetmpolito are comparing it to the libraries listed below
- matrix-coprocessor for RISC-V☆11Updated 3 months ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆12Updated 8 months ago
- The official NaplesPU hardware code repository☆11Updated 5 years ago
- DNN Compiler for Heterogeneous SoCs☆22Updated this week
- ☆12Updated 5 months ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆13Updated 3 months ago
- RISC-V ISA based 32-bit processor written in HLS☆17Updated 5 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆18Updated 9 months ago
- ☆12Updated last month
- ☆12Updated 4 years ago
- Xtext project to parse CoreDSL files☆17Updated 2 weeks ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated last month
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Updated 2 years ago
- ☆23Updated 4 years ago
- NeuraChip Accelerator Simulator☆11Updated 9 months ago
- A crypto accelerator written for HLS to an FPGA that actually makes it slower than running it on your computer☆16Updated 6 years ago
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆36Updated 2 years ago
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆10Updated last month
- ☆11Updated 7 months ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆32Updated 2 weeks ago
- HLS code for Network on Chip (NoC)☆16Updated 4 years ago
- Template Repository for Xilinx HLS design flow☆12Updated 3 years ago
- Open-Source Framework for Co-Emulation☆11Updated 3 years ago
- An LSTM template and a few examples using Vivado HLS☆43Updated 8 months ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- ☆16Updated last year
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- ☆13Updated 4 years ago
- ☆3Updated 3 years ago