coccocarmiano / formulariosetmpolito
☆7Updated 2 years ago
Alternatives and similar repositories for formulariosetmpolito
Users that are interested in formulariosetmpolito are comparing it to the libraries listed below
Sorting:
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆16Updated last year
- A compact Docker image to compile, run and debug the teaching operating system OS/161.☆23Updated 10 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- Politecnico di Torino's official mobile application for students☆168Updated this week
- AxLS: An Open-Source Framework for Netlist Transformation Approximate Logic Synthesis☆10Updated this week
- Scraping ricette di Giallo Zafferano☆14Updated 11 months ago
- ☆12Updated 10 months ago
- CORE-V MCU UVM Environment and Test Bench☆21Updated 9 months ago
- Study material (slides, documents, labs, etc) for the "Web Applications I" and "Applicazioni Web I" courses (Politecnico di Torino, 2022/…☆22Updated last year
- A simple 8bit CPU.☆25Updated 5 months ago
- C++ and Verilog to implement AES128☆22Updated 7 years ago
- Bounded-Skew DME v1.3☆14Updated 6 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.☆80Updated last year
- Unified Access Page for the TRISTAN project☆16Updated 3 weeks ago
- A Standalone Structural Verilog Parser☆91Updated 3 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆69Updated 4 years ago
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆12Updated 3 years ago
- Some simple examples for the Magic VLSI physical chip layout tool.☆29Updated 4 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆16Updated 5 years ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆13Updated 3 years ago
- This repository is an open-source version of SKY130 to help facilitate use of Cadence Design System tools for use with Skywater 130 Proce…☆23Updated last year
- matrix-coprocessor for RISC-V☆14Updated 3 weeks ago
- DATC RDF☆50Updated 4 years ago
- This repository contains 4000 vulnerable hardware designs. Currently this is in Jsonl format for directly using it for fine-tuning LLMs. …☆11Updated last month
- reference block design for the ASAP7nm library in Cadence Innovus☆43Updated 10 months ago
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆54Updated this week
- ☆22Updated 2 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆56Updated 2 years ago
- This is the FreePDK45 V1.4 Process Development Kit for the 45 nm technology☆24Updated 4 years ago