cnyangkun / nscscc2017Links
National Student Computer System Capability Challenge
☆9Updated 6 years ago
Alternatives and similar repositories for nscscc2017
Users that are interested in nscscc2017 are comparing it to the libraries listed below
Sorting:
- nscscc2018☆26Updated 6 years ago
- A softcore microprocessor of MIPS32 architecture.☆39Updated 11 months ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆37Updated 2 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- CQU Dual Issue Machine☆36Updated 11 months ago
- Backend & Frontend for JieLabs☆22Updated 2 years ago
- ☆34Updated 5 years ago
- 基于龙芯FPGA开发板的计算机综合系统实验☆25Updated 6 years ago
- Computer System Project for Loongson FPGA Board in 2017☆52Updated 7 years ago
- Hardware design with Chisel☆32Updated 2 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆47Updated last year
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆40Updated 7 years ago
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- Naïve MIPS32 SoC implementation☆115Updated 4 years ago
- An SoC with multiple RISC-V IMA processors.☆19Updated 6 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. (第五届龙芯杯特等奖作…☆36Updated 3 years ago
- 计算机组成原理课程32位监控程序☆48Updated 5 years ago
- Lower chisel memories to SRAM macros☆12Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- SoC for CQU Dual Issue Machine☆12Updated 2 years ago
- ☆33Updated 2 months ago
- Run Rocket Chip on VCU128☆30Updated 6 months ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆41Updated 10 months ago
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆59Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 6 months ago
- uCore MIPS32 porting☆18Updated 5 years ago
- riscv32i-cpu☆18Updated 4 years ago
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Updated 5 years ago
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆106Updated 6 years ago
- RISC-V Summit China 2023☆40Updated last year