Alternatives and similar repositories for MIPS-Processor-VHDL:

Users that are interested in MIPS-Processor-VHDL are comparing it to the libraries listed below

• BBN-Q / VHDL-FIR-filters
  Synthesizable FIR filters in VHDL
  ☆14Updated 5 years ago
• SubZer0811 / VLSI
  All the projects and assignments done as part of VLSI course.
  ☆18Updated 4 years ago
• sarthak268 / Embedded_Logic_and_Design
  This repository contains all labs done as a part of the Embedded Logic and Design course.
  ☆23Updated 6 years ago
• nxbyte / Verilog-Projects
  This repository contains source code for past labs and projects involving FPGA and Verilog based designs
  ☆109Updated 5 years ago
• dominiksalvet / limen-alpha
  Dual-core 16-bit RISC processor
  ☆11Updated 8 months ago
• voldemoriarty / Matmul
  Matrix Multiplication in Hardware
  ☆15Updated 4 years ago
• RobRoyce / fpga_mouse_controller_basys3
  USB-to-PS2 mouse controller for FPGAs written in Verilog. Performs clock division, signal sampling, processing, error checking, and valid…
  ☆13Updated 3 years ago
• MuhammadMajiid / UART
  UART implementation using verilog
  ☆16Updated 2 years ago
• adithyasunil26 / Y86-64-Processor
  A Y86-64 processor implemented using Verilog
  ☆17Updated 3 years ago
• bnicola / DSPBox
  ☆29Updated last year
• ultraembedded / core_usb_bridge
  USB -> AXI Debug Bridge
  ☆36Updated 3 years ago
• kunalg123 / sky130RTLDesignAndSynthesisWorkshop
  ☆11Updated 2 years ago
• verilator / example-systemverilog
  ☆36Updated last year
• jevinskie / aes-over-pcie
  A VHDL implementation of 128 bit AES encryption with a PCIe interface.
  ☆26Updated 8 years ago
• ivanvig / 2dconv-FPGA
  A 2D convolution hardware implementation written in Verilog
  ☆44Updated 4 years ago
• embedded-explorer / Open-Source-RTL-Design
  This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop
  ☆35Updated 3 years ago
• mongrelgem / Verilog-Adders
  Implementing Different Adder Structures in Verilog
  ☆64Updated 5 years ago
• ChrisPVille / mig_example
  Example using DDR2 memory and MIG IP on the Nexys 4 DDR / Nexys A7 FPGA Trainer
  ☆30Updated 2 years ago
• fabriziotappero / opencores-scraper
  few python scripts to clone all IP cores from opencores.org
  ☆20Updated last year
• tmatsuya / xapp1026
  LightWeight IP Application Examples for Xilinx FPGA
  ☆15Updated 9 years ago
• HeerAmbavi / RSAonVerilog
  Implementation of RSA algorithm on FPGA using Verilog
  ☆28Updated 6 years ago
• esa-tu-darmstadt / tapasco-riscv
  RISC-V soft-core PEs for TaPaSCo
  ☆18Updated 9 months ago
• geraked / verilog-rle
  Verilog Implementation of Run Length Encoding for RGB Image Compression
  ☆24Updated 3 years ago
• FPGANinjas / nitefury_pcie_xdma_ddr
  Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board
  ☆12Updated 2 years ago
• Ashwin-Rajesh / Verilog_projects
  Some beginner projects using verilog HDL, along with some documentation on basic syntax
  ☆11Updated 3 years ago
• slaclab / axi-pcie-core
  ☆21Updated this week
• joey1115 / Alpha64_R10000_Superscalar_Processor
  Alpha64 R10000 Two-Way Superscalar Processor
  ☆12Updated 5 years ago
• thasti / fft
  synthesizable FFT IP block for FPGA designs
  ☆32Updated 5 years ago
• nhandyal / Verilog-Spectrum-Analyzer
  FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.
  ☆14Updated 12 years ago
• winsonbook / Reed-Solomon-
  This repository contains verilog files to implement Reed Solomon encoding and decoding on FPGA. Each symbol is of 8 bits. Message length …
  ☆24Updated 5 years ago