Emulation of a 32-bit MIPS processor on Artix-7 FPGA using VHDL. The emulated MIPS processor is tested by executing RC5 encryption and decryption algorithms.
☆18May 22, 2020Updated 6 years ago
Alternatives and similar repositories for MIPS-Processor-VHDL
Users that are interested in MIPS-Processor-VHDL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Dual-core 16-bit RISC processor☆12Jul 21, 2024Updated 2 years ago
- MIPS processor designed in VHDL☆58Aug 24, 2015Updated 11 years ago
- Synthesizable FIR filters in VHDL☆16Jul 19, 2019Updated 7 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆65Nov 24, 2020Updated 5 years ago
- The VE-HEP RTL and Firmware☆12Mar 19, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- PS/2 Keyboard IP written in VHDL for Xilinx FPGA☆18Jul 11, 2015Updated 11 years ago
- mWATTBAT: The open source Radar Chip☆12Sep 1, 2025Updated last year
- WaveEye is an AXI4-Lite protocol root cause analysis tool that explains why a violation must occur by identifying missing inter-FSM depen…☆13Mar 30, 2026Updated 7 months ago
- NanoDet Plus for a bare Raspberry Pi 4☆11Sep 30, 2023Updated 3 years ago
- A Verilog implementation of Multi-bit-throughput LFSR with an detailed document about LFSRs for HW design engineers☆10Jan 2, 2026Updated 10 months ago
- ☆11Jul 9, 2025Updated last year
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆13Jul 14, 2024Updated 2 years ago
- RTL-to-GDS: syn -> sta -> pnr -> gds☆15Sep 1, 2026Updated 2 months ago
- A python package that allows interface of Altium files☆11Jul 25, 2023Updated 3 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- PLL Simulator in SystemC-AMS☆11Oct 25, 2026Updated last week
- Source repository for BECE Vault — the free, semester-wise notes library for Bachelor in Computer Engineering at Pokhara University. Brow…☆22Updated this week
- VHDL sources for a BT.656 to axi4-stream converter☆12Mar 20, 2023Updated 3 years ago
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11May 25, 2024Updated 2 years ago
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- Example Starterproject for NanoGUI. Has OpenGL Canvas with pan, zoom and rotate. Multithreading calculations concurrently to UI and varia…☆10Apr 27, 2018Updated 8 years ago
- Tools for FPGA development.☆50Aug 7, 2025Updated last year
- Fully connected dense neural network in SystemVerilog, synthesisable to an FPGA for neural network computation acceleration☆17Mar 15, 2023Updated 3 years ago
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆15Jul 20, 2026Updated 3 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Digital Electronics course at Brno University of Technology☆146Sep 16, 2026Updated last month
- IHP Open Access PDK☆18Updated this week
- This document is a project of cmos image sensor system. The doc mainly includes LUPA4000 Cmos sensor driving, SDRAM storage, LVDS data re…☆13Feb 7, 2021Updated 5 years ago
- Opensource toolchain for TI MSP430☆16Jun 19, 2022Updated 4 years ago
- Home Brew 8 Bit CPU Hardware Implementation including a Verilog simulation, an assembler, a "C" Compiler and this repo also contains my r…☆77Oct 1, 2026Updated last month
- QNICE-FPGA is a 16-bit computer system for recreational programming built as a fully-fledged System-on-a-Chip in portable VHDL.☆77Sep 22, 2026Updated last month
- This repository provides a Linux kernel driver for AXI UART Lite accessed via PCIe XDMA. It enables efficient DMA-based UART communicatio…☆16May 2, 2025Updated last year
- [ICDCS 2023] Evaluation and Optimization of Gradient Compression for Distributed Deep Learning☆10Apr 28, 2023Updated 3 years ago
- CoCoFL: Communication- and Computation-Aware Federated Learning via Partial NN Freezing and Quantization☆12Aug 3, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Script to build the bootloader (u-boot) and bring all components to a bootable image for Intel (ALTERA) SoC-FPGAs☆10Jun 4, 2024Updated 2 years ago
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 8 months ago
- ☆10Oct 16, 2024Updated 2 years ago
- Code for Analyzing Redundancy in Pretrained Transformer Models accepted at EMNLP 2020☆14Oct 6, 2020Updated 6 years ago
- [CVPR2023] Practical Network Acceleration with Tiny Sets☆13Jul 28, 2023Updated 3 years ago
- A progressive course in digital design and verification covering UART, SPI, and I²C — from specification and RTL through UVM-based verifi…☆20May 30, 2026Updated 5 months ago
- Code and files for my custom ESP32-S3 and C3 project!☆18Feb 24, 2024Updated 2 years ago