Emulation of a 32-bit MIPS processor on Artix-7 FPGA using VHDL. The emulated MIPS processor is tested by executing RC5 encryption and decryption algorithms.
☆18May 22, 2020Updated 5 years ago
Alternatives and similar repositories for MIPS-Processor-VHDL
Users that are interested in MIPS-Processor-VHDL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Dual-core 16-bit RISC processor☆12Jul 21, 2024Updated last year
- ☆15Apr 19, 2017Updated 8 years ago
- Synthesizable FIR filters in VHDL☆14Jul 19, 2019Updated 6 years ago
- Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu☆25Jun 5, 2018Updated 7 years ago
- MIPS processor designed in VHDL☆56Aug 24, 2015Updated 10 years ago
- I2C Slave Interface (Vhdl)☆26Feb 21, 2022Updated 4 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆61Nov 24, 2020Updated 5 years ago
- PS/2 Keyboard IP written in VHDL for Xilinx FPGA☆17Jul 11, 2015Updated 10 years ago
- Opensource toolchain for TI MSP430☆14Jun 19, 2022Updated 3 years ago
- Home Brew 8 Bit CPU Hardware Implementation including a Verilog simulation, an assembler, a "C" Compiler and this repo also contains my r…☆70Aug 27, 2023Updated 2 years ago
- Example Starterproject for NanoGUI. Has OpenGL Canvas with pan, zoom and rotate. Multithreading calculations concurrently to UI and varia…☆10Apr 27, 2018Updated 7 years ago
- VHDL implementation of a 1 Hz single cycle CPU that supports recursive function calls☆14Dec 17, 2019Updated 6 years ago
- QNICE-FPGA is a 16-bit computer system for recreational programming built as a fully-fledged System-on-a-Chip in portable VHDL.☆76Oct 15, 2024Updated last year
- Tools for FPGA development.☆48Aug 7, 2025Updated 7 months ago
- ☆10Oct 23, 2016Updated 9 years ago
- ☆12May 21, 2024Updated last year
- Audio libs for load and play some audio files☆10Jan 3, 2021Updated 5 years ago
- Use an ESP8266-based device to safely shutdown and turn on your Raspberry Pi from any device on your network!☆15Feb 4, 2021Updated 5 years ago
- The neurobagel documentation☆16Updated this week
- [ICML2024] "FedLMT: Tackling System Heterogeneity of Federated Learning via Low-Rank Model Training with Theoretical Guarantees" by Jiaha…☆14Sep 22, 2024Updated last year
- Windows 2000 Source Code☆12Aug 3, 2024Updated last year
- Q-RR, DIANA-RR, Q-NASTYA, NASTYA-DIANA, QSGD, DIANA, FedCOM and FedPAQ on logistic loss with L2 regularization☆11Nov 1, 2022Updated 3 years ago
- Kombu/RabbitMQ-based Video Streaming☆18Jun 9, 2018Updated 7 years ago
- A small go harness that uses Ollama to orchestrate LLMs in a restricted process flow☆16Sep 10, 2024Updated last year
- PlayStation GPU (WIP)☆18Oct 3, 2023Updated 2 years ago
- SATA sniffing☆15Jul 28, 2022Updated 3 years ago
- ☆17Nov 25, 2017Updated 8 years ago
- ☆12Dec 26, 2024Updated last year
- ☆11Apr 3, 2017Updated 8 years ago
- [AAAI 2023 Oral] Peeling the Onion: Hierarchical Reduction of Data Redundancy for Efficient Vision Transformer Training☆14Apr 19, 2023Updated 2 years ago
- Ghidra is a software reverse engineering (SRE) framework☆11Jan 2, 2025Updated last year
- Downgrade any xx30 series ThinkPad to an 1vyrain compatible BIOS version.☆15Feb 26, 2021Updated 5 years ago
- Sargon Chess for CP/M☆11May 12, 2021Updated 4 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Nov 19, 2019Updated 6 years ago
- A custom coprocessor and SoC for hardware security experiments in electronics.☆12May 20, 2017Updated 8 years ago
- StickIt! board and modules that support the XuLA FPGA board.☆21Dec 2, 2015Updated 10 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Nov 16, 2023Updated 2 years ago
- The Haiku operating system. (Pull requests will be ignored; patches may be sent to https://review.haiku-os.org).☆12Mar 1, 2026Updated 3 weeks ago