dugagjin / MIPS
VHDL implementation of a MIPS processor for Spartan-6 FPGA
☆21Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for MIPS
- Basic RISC-V CPU implementation in VHDL.☆160Updated 4 years ago
- A simple RISC-V processor for use in FPGA designs.☆263Updated 2 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆64Updated 2 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆147Updated 6 years ago
- Microprogrammed 65C02-compatible FPGA Processor Core (Verilog-2001)☆52Updated 8 years ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆75Updated 2 years ago
- A FPGA core for a simple SDRAM controller.☆115Updated 2 years ago
- Implementation of a circular queue in hardware using verilog.☆16Updated 5 years ago
- This is a higan/Verilator co-simulation example/framework☆50Updated 6 years ago
- Designing Video Game Hardware in Verilog☆26Updated 4 years ago
- A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.☆200Updated 2 years ago
- A simple GPU on a TinyFPGA BX☆80Updated 6 years ago
- VerilogCreator is a QtCreator based IDE for Verilog 2005☆165Updated 2 years ago
- 32-Bit RISC microprocessor system for FPGA boards☆35Updated this week
- Enhanced 6502/65C02 Microprogrammed FPGA Processor Core (Verilog-2001)☆31Updated 2 years ago
- 😎 A curated list of awesome RISC-V implementations☆129Updated last year
- 65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface☆70Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆78Updated 4 years ago
- A Full Hardware Real-Time Ray-Tracer☆90Updated 2 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆59Updated last week
- A utility for Composing FPGA designs from Peripherals☆168Updated 9 months ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆84Updated 5 years ago
- SoftCPU/SoC engine-V☆54Updated last year
- Simulation VCD waveform viewer, using old Motif UI☆25Updated last year
- A very simple RISC-V ISA emulator.☆35Updated 3 years ago
- TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…☆140Updated 8 years ago
- FPGA Design Suite based on C to Verilog design flow.☆235Updated 5 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆48Updated last year
- Export netlists from Yosys to DigitalJS☆44Updated 9 months ago