agg23 / openfpga-litexLinks
A RISC-V software platform, exposing Analogue Pocket capabilities in a simple way
☆45Updated last year
Alternatives and similar repositories for openfpga-litex
Users that are interested in openfpga-litex are comparing it to the libraries listed below
Sorting:
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 3 weeks ago
- FPGA Game Boy Advance for Sipeed Tang boards☆51Updated 3 months ago
- ☆16Updated 6 months ago
- The PS-FPGA project (top level)☆24Updated 4 years ago
- Exploring gate level simulation☆58Updated 3 months ago
- Cyclone V bitstream reverse-engineering project☆126Updated last year
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 8 months ago
- 3D games console based on RP2040 and iCE40 UP5k☆48Updated 4 years ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- DVI video out example for prjtrellis☆16Updated 6 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 3 years ago
- Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms☆59Updated 2 months ago
- Intel Quartus Prime Synthesis Engine for Docker☆51Updated last year
- Atari 2600 Open-source System-on-Chip (SoC)☆38Updated 4 months ago
- Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000☆16Updated last year
- The Chameleon96™ board, based on Intel® Cyclone V SoC FPGA☆15Updated last year
- Template with latest framework for MiSTer☆87Updated last month
- Main_MiSTeX binary☆30Updated last year
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated 2 years ago
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆39Updated 3 years ago
- Playground for experimenting with and sharing short Amaranth programs on the web☆15Updated last month
- Re-coded Gowin GW1N primitives for Verilator use☆18Updated 2 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆99Updated last year
- An FPGA reverse engineering and documentation project☆52Updated this week
- Industry standard I/O for Amaranth HDL☆29Updated 9 months ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆31Updated 2 years ago
- Homebrew formulae for building FPGA bitstreams with open-source tools.☆57Updated 3 years ago
- ice40 UltraPlus demos☆16Updated 5 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆32Updated 4 years ago