Alternatives and similar repositories for openfpga-litex

Users that are interested in openfpga-litex are comparing it to the libraries listed below

• nand2mario / gbatang
  FPGA Game Boy Advance for Sipeed Tang boards
  ☆78Updated 9 months ago
• cr1901 / sentinel
  Another size-optimized RISC-V CPU for your consideration.
  ☆59Updated last week
• projf / isle
  Isle FPGA Computer
  ☆71Updated 3 weeks ago
• JimmyStones / Verilator_Template
  ☆16Updated last year
• PS-FPGA / ps-fpga
  The PS-FPGA project (top level)
  ☆24Updated 4 years ago
• Wren6991 / PicoStation3D
  3D games console based on RP2040 and iCE40 UP5k
  ☆49Updated 4 years ago
• amaranth-lang / playground
  Playground for experimenting with and sharing short Amaranth programs on the web
  ☆20Updated 3 months ago
• raetro / sdk-docker-fpga
  Intel Quartus Prime Synthesis Engine for Docker
  ☆53Updated last year
• cbiffle / hapenny
  Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000
  ☆16Updated 2 years ago
• amaranth-lang / rtl-debugger
  VS Code based debugger for hardware designs in Amaranth or Verilog
  ☆39Updated last year
• Wren6991 / ChristmasSoC
  Dual-core RISC-V SoC with JTAG, atomics, SDRAM
  ☆25Updated 4 years ago
• raspberrypi / armulet
  ☆22Updated 6 months ago
• ktemkin / homebrew-oss-fpga
  Homebrew formulae for building FPGA bitstreams with open-source tools.
  ☆58Updated 4 years ago
• splinedrive / my_hdmi_device
  New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…
  ☆107Updated 5 months ago
• nand2mario / sdram-tang-nano-20k
  NESTang SDRAM controller and usage example for Tang Nano 20K
  ☆49Updated last year
• ToNi3141 / RasteriCEr
  Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)
  ☆40Updated 4 years ago
• open-fpga / core-template
  A template for getting started with FPGA core development
  ☆130Updated 2 years ago
• Wren6991 / Hazard2
  Smol 2-stage RISC-V processor in nMigen
  ☆26Updated 4 years ago
• ulixxe / usb_dfu
  Full Speed USB DFU interface for FPGA and ASIC designs
  ☆20Updated last year
• Ravenslofty / mistral
  Cyclone V bitstream reverse-engineering project
  ☆130Updated 2 years ago
• sylefeb / Silixel
  Exploring gate level simulation
  ☆58Updated 9 months ago
• skiphansen / panog2_ldr
  Network based loader and flasher for Pano G2 devices
  ☆15Updated 2 years ago
• Wren6991 / Hazard5
  5-stage RISC-V CPU, originally developed for RISCBoy
  ☆35Updated 2 years ago
• j-core / jcore-cpu
  J-Core J2/J32 5 stage pipeline CPU core
  ☆61Updated 5 years ago
• Martoni / GbHdmi
  HDMI interface for GameBoy DMG
  ☆124Updated 2 years ago
• amaranth-lang / amaranth-stdio
  Industry standard I/O for Amaranth HDL
  ☆31Updated 2 weeks ago
• nand2mario / tangcore
  FPGA gaming distribution for Sipeed Tang FPGA boards - NES, SNES, GBA, MegaDrive/Genesis and SMS
  ☆119Updated 5 months ago
• daveshah1 / prjtrellis-dvi
  DVI video out example for prjtrellis
  ☆17Updated 7 years ago
• Wren6991 / SmolDVI
  Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs
  ☆33Updated 4 years ago
• MiSTeX-devel / Main_MiSTeX
  Main_MiSTeX binary
  ☆30Updated last year