agg23 / openfpga-litexLinks
A RISC-V software platform, exposing Analogue Pocket capabilities in a simple way
☆47Updated last year
Alternatives and similar repositories for openfpga-litex
Users that are interested in openfpga-litex are comparing it to the libraries listed below
Sorting:
- FPGA Game Boy Advance for Sipeed Tang boards☆69Updated 6 months ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated last week
- ☆16Updated 9 months ago
- FPGA gaming distribution for Sipeed Tang FPGA boards - NES, SNES, GBA, MegaDrive/Genesis and SMS☆98Updated 2 months ago
- Atari 2600 Open-source System-on-Chip (SoC)☆47Updated 2 months ago
- The PS-FPGA project (top level)☆25Updated 4 years ago
- DVI video out example for prjtrellis☆16Updated 6 years ago
- Isle FPGA Computer☆43Updated 2 weeks ago
- Intel Quartus Prime Synthesis Engine for Docker☆52Updated last year
- Network based loader and flasher for Pano G2 devices☆15Updated 2 years ago
- 3D games console based on RP2040 and iCE40 UP5k☆49Updated 4 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 11 months ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- Homebrew formulae for building FPGA bitstreams with open-source tools.☆57Updated 3 years ago
- Playground for experimenting with and sharing short Amaranth programs on the web☆19Updated 2 weeks ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆104Updated 2 months ago
- The Chameleon96™ board, based on Intel® Cyclone V SoC FPGA☆15Updated last year
- A template for getting started with FPGA core development☆128Updated 2 years ago
- Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms☆59Updated 5 months ago
- Re-coded Gowin GW1N primitives for Verilator use☆20Updated 3 years ago
- Hardware for MiSTeX☆72Updated last year
- ice40 UltraPlus demos☆16Updated 6 years ago
- Cyclone V bitstream reverse-engineering project☆124Updated 2 years ago
- ☆20Updated 3 months ago
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆39Updated 4 years ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- A simple 6502 system built on a Lattice Ultra Plus 5k FPGA☆13Updated 6 years ago
- A pipelined 80286-class FPGA softcore CPU☆23Updated 4 months ago
- J-Core J2/J32 5 stage pipeline CPU core☆54Updated 4 years ago
- NESTang SDRAM controller and usage example for Tang Nano 20K☆47Updated last year