osresearch / risc8Links
Mostly AVR compatible FPGA soft-core
☆28Updated 4 years ago
Alternatives and similar repositories for risc8
Users that are interested in risc8 are comparing it to the libraries listed below
Sorting:
- EDA Tools: Xilinx ISE 14.7 Dockerfile☆21Updated 3 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 3 years ago
- A small 6502 system build on a Lattice Icestick FPGA development board☆15Updated 6 years ago
- ☆54Updated 8 years ago
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆29Updated 6 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Updated 2 years ago
- FPGA ULX2/3 JTAG programmer☆41Updated 3 years ago
- Chip support package for Cypress EZ-USB FX2 series microcontrollers☆83Updated this week
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Updated 9 years ago
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆34Updated 7 years ago
- A very simple RISC-V ISA emulator.☆38Updated 5 years ago
- Bit streams forthe Ulx3s ECP5 device☆18Updated 2 years ago
- Flashing Pano Logic thin clients without a programmer☆42Updated 3 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆39Updated last year
- Miscellaneous ULX3S examples (advanced)☆81Updated 6 months ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 7 months ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 3 weeks ago
- A highly-configurable and compact variant of the ZPU processor core☆36Updated 10 years ago
- Beginner-friendly Verilog based examples for the ULX3S FPGA board.☆11Updated 3 years ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Updated 3 years ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆34Updated 9 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆59Updated 5 years ago
- RGB video input for Altera DE1 board + PAL Modulator☆27Updated 2 years ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 7 years ago
- mystorm sram test☆29Updated 8 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 5 years ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago