osresearch / risc8Links
Mostly AVR compatible FPGA soft-core
☆28Updated 4 years ago
Alternatives and similar repositories for risc8
Users that are interested in risc8 are comparing it to the libraries listed below
Sorting:
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 3 years ago
- Flashing Pano Logic thin clients without a programmer☆42Updated 3 years ago
- EDA Tools: Xilinx ISE 14.7 Dockerfile☆21Updated 3 years ago
- ☆53Updated 8 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- 16 bit RISC-V proof of concept☆24Updated last month
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆38Updated last year
- A very simple RISC-V ISA emulator.☆38Updated 4 years ago
- Chip support package for Cypress EZ-USB FX2 series microcontrollers☆81Updated last month
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆35Updated 11 months ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Updated 2 years ago
- Retro computing on the Ulx3s ECP5 FPGA board☆24Updated 3 years ago
- A small 6502 system build on a Lattice Icestick FPGA development board☆15Updated 6 years ago
- Collection of PMOD boards for the use with iCEBreaker and any other FPGA board that has PMOD connectors.☆91Updated last year
- Utilities for working with a Wishbone bus in an embedded device☆46Updated 2 months ago
- FPGA ULX2/3 JTAG programmer☆41Updated 3 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 2 weeks ago
- Beginner-friendly Verilog based examples for the ULX3S FPGA board.☆11Updated 3 years ago
- An FPGA/PCI Device Reference Platform☆31Updated 4 years ago
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆31Updated last year
- USB Full-Speed core written in migen/LiteX☆43Updated 6 years ago
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆29Updated 6 years ago
- Miscellaneous ULX3S examples (advanced)☆81Updated 4 months ago
- PanoLogic Zero Client G1 reverse engineering info☆75Updated last year
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆32Updated 4 years ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Updated 3 years ago
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆34Updated 6 years ago
- Example of Ada code running on the PicoRV32 RISC-V CPU for FPGA☆16Updated 7 years ago