osresearch / risc8Links
Mostly AVR compatible FPGA soft-core
☆28Updated 4 years ago
Alternatives and similar repositories for risc8
Users that are interested in risc8 are comparing it to the libraries listed below
Sorting:
- EDA Tools: Xilinx ISE 14.7 Dockerfile☆21Updated 3 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 3 years ago
- A small 6502 system build on a Lattice Icestick FPGA development board☆15Updated 6 years ago
- 16 bit RISC-V proof of concept☆24Updated this week
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Updated 2 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆32Updated 9 months ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆38Updated 11 months ago
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆34Updated 6 years ago
- ☆53Updated 8 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- An FPGA/PCI Device Reference Platform☆31Updated 4 years ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆79Updated 3 months ago
- Chip support package for Cypress EZ-USB FX2 series microcontrollers☆81Updated 8 months ago
- Flashing Pano Logic thin clients without a programmer☆42Updated 3 years ago
- Collection of PMOD boards for the use with iCEBreaker and any other FPGA board that has PMOD connectors.☆91Updated last year
- C++ TCP/IP and SSH stack with bounded run time and no dynamic memory allocations☆40Updated 2 months ago
- Mega/Xmega soft core RTL design.☆11Updated 5 years ago
- Beginner-friendly Verilog based examples for the ULX3S FPGA board.☆11Updated 3 years ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- A very simple RISC-V ISA emulator.☆38Updated 4 years ago
- Software, Firmware and documentation for the myStorm BlackIce-II board☆70Updated 4 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆63Updated 4 months ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆29Updated 6 years ago
- FPGA ULX2/3 JTAG programmer☆40Updated 2 years ago
- LED blink example design for the Arrow DECA FPGA board☆15Updated 4 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated this week
- J-Core J2/J32 5 stage pipeline CPU core☆54Updated 4 years ago