tomverbeure / panologic-g2
Pano Logic G2 Reverse Engineering Project
☆137Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for panologic-g2
- PanoLogic Zero Client G1 reverse engineering info☆69Updated 7 months ago
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆33Updated 5 years ago
- An attempt to recreate the RP2040 PIO in an FPGA☆291Updated 5 months ago
- USB Serial on the TinyFPGA BX☆132Updated 3 years ago
- FPGA USB stack written in LiteX☆125Updated 2 years ago
- Documenting Lattice's 28nm FPGA parts☆143Updated 10 months ago
- A FPGA core for a simple SDRAM controller.☆115Updated 2 years ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆242Updated last year
- A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.☆200Updated 2 years ago
- Miscellaneous ULX3S examples (advanced)☆74Updated last year
- Software, Firmware and documentation for the myStorm BlackIce-II board☆68Updated 3 years ago
- Flashing Pano Logic thin clients without a programmer☆39Updated 2 years ago
- ☆63Updated last year
- Cyclone V bitstream reverse-engineering project☆111Updated last year
- List of all links you can try with ULX3S☆93Updated 3 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆299Updated last year
- All Digital Radio Platform written in nmigen targeting FPGAs (for now)☆78Updated 3 years ago
- Logicbone ECP5 Development Board☆111Updated 4 years ago
- IceChips is a library of all common discrete logic devices in Verilog☆135Updated 4 months ago
- FPGA Odysseus with ULX3S☆64Updated last year
- Bootloader for Fomu☆39Updated 2 years ago
- A simple GPU on a TinyFPGA BX☆80Updated 6 years ago
- A bit-serial CPU written in VHDL, with a simulator written in C.☆120Updated 2 months ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆98Updated 3 years ago
- PCB for ULX3S FPGA R&D board☆375Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆82Updated 6 years ago
- A wishbone controlled scope for FPGA's☆72Updated 9 months ago
- UPDuino v2.0 - PCB Design Files, Designs, Documentation☆73Updated 5 years ago
- open-source logic analyzer for FPGAs☆96Updated 6 years ago
- Bluetooth PHY based on one-bit input and output☆212Updated 3 years ago