Alternatives and similar repositories for glossary_semiconductor_design_terms_for_beginners

Users that are interested in glossary_semiconductor_design_terms_for_beginners are comparing it to the libraries listed below

• ryuz / jelly
  Original FPGA platform
  ☆70Updated last week
• ryuz / BinaryBrain
  Binary Neural Network Framework for FPGA(Differentiable LUT)
  ☆165Updated 4 months ago
• panda5mt / KyogenRV
  The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
  ☆45Updated 4 years ago
• kadomoto / poyo-v
  Open source RISC-V IP core for FPGA/ASIC design
  ☆32Updated last year
• polyphony-dev / polyphony
  Polyphony is Python based High-Level Synthesis compiler.
  ☆108Updated 10 months ago
• VLSI-JP / VLSI-JP.github.io
  ☆27Updated last month
• nananapo / veryl-riscv-book
  Let's write RISC-V CPU in Veryl!
  ☆57Updated last week
• nlsynth / karuta
  Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…
  ☆108Updated 3 years ago
• ciniml / seccamp_2022_riscv_cpu
  セキュリティキャンプ 2022 Y4 RISC-V CPU自作ゼミ 講義資料
  ☆29Updated last year
• ciniml / seccamp_riscv_cpu
  セキュリティ・キャンプ 2022-2024 RISC-V CPU自作ゼミ 資料置き場
  ☆39Updated 8 months ago
• msyksphinz-self / swimmer_riscv
  Instruction set simulator for RISC-V
  ☆54Updated 5 years ago
• i4kimura / chisel-minicpu
  ☆14Updated 6 years ago
• shioyadan / advanced-computer-organization
  ☆181Updated last year
• vaj / riscv-os
  A tiny educational OS for RISC-V
  ☆26Updated last year
• moizumi99 / m99_riscv_emulator
  Simple RISC-V emulator
  ☆16Updated 5 years ago
• onikiri / onikiri2
  ☆39Updated last year
• NextMicon / NextMiconIDE
  🛠️ Graphical IDE for NextMicon
  ☆28Updated last year
• sakura-internet / nvme-pcie-to-fabrics-proxy
  (under construction) Experimental circuit design for FPGA based PCIe accelerator board providing emulated NVMe/PCIe device that its read/…
  ☆25Updated 2 years ago
• chadyuu / riscv-chisel-book
  ☆236Updated 2 years ago
• otamajakusi / riscv-step-by-step
  RISC-V kernel step-by-step implmenetation
  ☆12Updated 6 years ago
• cpuex2019-yokyo / core
  RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo
  ☆13Updated 5 years ago
• fixstars / xg_mac
  10G Ethernet MAC implementation
  ☆22Updated 5 years ago
• shibatchii / RISC-V
  RISC-V documentation transrate to Japanese.
  ☆73Updated 3 years ago
• icf3 / zevios
  original 8bit CPU of ICF3-Z
  ☆12Updated 5 years ago
• vengineer-systemverilog / All-of-SystemVerilog
  みんなのSystemVerilog
  ☆19Updated 3 years ago
• msyksphinz-self / support_ca_llvm_book
  ☆142Updated last year
• horie-t / homemade-riscv
  『プログラマのためのFPGAによるRISC-Vマイコンの作り方』のサポート・リポジトリ
  ☆13Updated 6 years ago
• tmatsuya / wiki
  ☆38Updated 8 years ago
• PyHDI / PyCoRAM
  Python-based Portable IP-core Synthesis Framework for FPGA-based Computing
  ☆53Updated 9 years ago
• aquaxis / synverll
  ☆15Updated 9 years ago