Alternatives and similar repositories for glossary_semiconductor_design_terms_for_beginners

Users that are interested in glossary_semiconductor_design_terms_for_beginners are comparing it to the libraries listed below

• ciniml / seccamp_riscv_cpu
  セキュリティ・キャンプ 2022-2024 RISC-V CPU自作ゼミ 資料置き場
  ☆37Updated last month
• VLSI-JP / VLSI-JP.github.io
  ☆24Updated 3 months ago
• ciniml / seccamp_2022_riscv_cpu
  セキュリティキャンプ 2022 Y4 RISC-V CPU自作ゼミ 講義資料
  ☆29Updated 9 months ago
• NextMicon / NextMiconIDE
  🛠️ Graphical IDE for NextMicon
  ☆28Updated last year
• shibatchii / RISC-V
  RISC-V documentation transrate to Japanese.
  ☆73Updated 3 years ago
• vaj / riscv-os
  A tiny educational OS for RISC-V
  ☆22Updated 7 months ago
• kadomoto / poyo-v
  Open source RISC-V IP core for FPGA/ASIC design
  ☆30Updated 10 months ago
• nananapo / veryl-riscv-book
  Let's write RISC-V CPU in Veryl!
  ☆44Updated this week
• KyotoMicrocomputer / solid-rapi4
  SOLID for Raspberry Pi 4
  ☆35Updated last year
• shioyadan / advanced-computer-organization
  ☆162Updated 9 months ago
• cpu-dev / cpu-dev.github.io
  ☆15Updated 5 years ago
• msyksphinz-self / support_ca_llvm_book
  ☆142Updated 10 months ago
• ryuz / jelly
  Original FPGA platform
  ☆65Updated this week
• cpuex2019-yokyo / core
  RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo
  ☆13Updated 5 years ago
• moizumi99 / m99_riscv_emulator
  Simple RISC-V emulator
  ☆16Updated 4 years ago
• pandax381 / seccamp2024
  ☆30Updated 9 months ago
• panda5mt / KyogenRV
  The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
  ☆45Updated 4 years ago
• i4kimura / chisel-minicpu
  ☆14Updated 5 years ago
• horizon2038 / Nun
  Runtime for creating OS to use A9N Microkernel
  ☆11Updated 3 months ago
• msyksphinz-self / xv6_translate
  translation of XV6
  ☆49Updated 6 years ago
• horie-t / homemade-riscv
  『プログラマのためのFPGAによるRISC-Vマイコンの作り方』のサポート・リポジトリ
  ☆13Updated 5 years ago
• horizon2038 / A9N
  A9N is a Capability-Based Microkernel in C++ with a Hardware Abstraction Layer (HAL) for easy portability and enhanced security.
  ☆41Updated 2 months ago
• tmatsuya / wiki
  ☆38Updated 8 years ago
• tomabou / cpu_core
  ☆9Updated 5 years ago
• tanakamura / pllp
  ☆63Updated 2 years ago
• i4kimura / chip_architect
  Translation of http://chip-architect.com/news/2003_09_21_Detailed_Architecture_of_AMDs_64bit_Core.html
  ☆11Updated 6 years ago
• Alignof / Human_C_Compiler_Contest
  HCCC -Human C Compiler Contest-
  ☆48Updated last year
• HidenoriMatsubayashi / evisor
  Light-weight Bare Metal Hypervisor (Type 1) written in C++
  ☆59Updated 8 months ago
• lemolatoon / toy-shakyo
  ☆14Updated last year
• virtualsecureplatform / MitouDocument
  未踏応募書類と成果報告書
  ☆46Updated last year