uart / gem5-mirror
This is an unofficial read-only mirror of the gem5 simulator. The upstream repository is stored in Mercurial at http://repo.gem5.org/gem5 with an official git mirror at http://github.com/gem5/gem5. The mirror is updated at least hourly. Please consider contributing your changes to the upstream project.
☆13Updated 4 years ago
Related projects: ⓘ
- Memory System Microbenchmarks☆60Updated last year
- Memory Bandwidth Reservation System for Efficient Performance Isolation in Multi-core Processors☆49Updated 4 months ago
- Creating beautiful gem5 simulations☆44Updated 3 years ago
- A tool for measuring the cache-coherence latencies of a processor (i.e., the latencies of loads, stores, CAS, FAI, TAS, and SWAP).☆74Updated 2 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆31Updated last week
- ThyNVM: Transparent hybrid NonVolatile Memory (NOTE: This repo is not working yet. Please refer to the old version: https://github.com/ba…☆29Updated 6 years ago
- The MiBench testsuite, extended for use in general embedded environments☆77Updated 11 years ago
- SHMA: Software-managed Caching for Hybrid DRAM/NVM Memory Architectures, implemented with zsim and nvmain hybrid simulators☆58Updated 7 years ago
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆68Updated 5 years ago
- Characterizing and Modeling Non-Volatile Memory Systems [MICRO'20, TopPicks'21]☆34Updated 2 years ago
- BU-maintained version of the Jailhouse partitioning hypervisor with real-time features☆14Updated 3 years ago
- The Splash-3 benchmark suite☆40Updated last year
- Clio, ASPLOS'22.☆69Updated 2 years ago
- gem5 configuration for intel's skylake micro-architecture☆44Updated 2 years ago
- NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories☆74Updated 5 years ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆32Updated 6 months ago
- ☆58Updated 2 months ago
- VANS: A validated NVRAM simulator☆26Updated 9 months ago
- Modifications to GEM5 for running kernel bypass networking. (DPDK)☆15Updated last year
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆57Updated 4 years ago
- Python Cache Hierarchy Simulator☆85Updated 10 months ago
- Cache and main memory hog programs. These are programs with specific access patterns to evict the already existing cache blocks of variou…☆19Updated 7 years ago
- ☆21Updated last month
- Programming system for NIC-accelerated network applications☆25Updated 5 years ago
- ☆18Updated 3 years ago
- The LITMUS^RT kernel.☆48Updated 3 years ago
- An FPGA-based full-stack in-storage computing system.☆37Updated 3 years ago
- Heterogeneous Memory Software Development Kit☆55Updated this week
- ☆28Updated 4 years ago
- ☆15Updated 3 years ago