uart / gem5-mirror
This is an unofficial read-only mirror of the gem5 simulator. The upstream repository is stored in Mercurial at http://repo.gem5.org/gem5 with an official git mirror at http://github.com/gem5/gem5. The mirror is updated at least hourly. Please consider contributing your changes to the upstream project.
☆13Updated 4 years ago
Alternatives and similar repositories for gem5-mirror:
Users that are interested in gem5-mirror are comparing it to the libraries listed below
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆76Updated 5 years ago
- Memory Bandwidth Reservation System for Efficient Performance Isolation in Multi-core Processors☆51Updated 2 months ago
- VANS: A validated NVRAM simulator☆27Updated last year
- SHMA: Software-managed Caching for Hybrid DRAM/NVM Memory Architectures, implemented with zsim and nvmain hybrid simulators☆61Updated 7 years ago
- Memory System Microbenchmarks☆62Updated 2 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆36Updated 3 weeks ago
- An FPGA-based full-stack in-storage computing system.☆37Updated 4 years ago
- A tool for measuring the cache-coherence latencies of a processor (i.e., the latencies of loads, stores, CAS, FAI, TAS, and SWAP).☆76Updated 3 years ago
- ThyNVM: Transparent hybrid NonVolatile Memory (NOTE: This repo is not working yet. Please refer to the old version: https://github.com/ba…☆29Updated 7 years ago
- NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories☆81Updated 5 years ago
- Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors☆40Updated 5 years ago
- Characterizing and Modeling Non-Volatile Memory Systems [MICRO'20, TopPicks'21]☆33Updated 3 years ago
- A simulator of a memory controller designed for hybrid DRAM+NVM.☆18Updated 9 years ago
- ☆26Updated 5 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆59Updated 4 years ago
- Source code for the Base-Delta-Immediate Compression Algorithm (described in the PACT 2012 paper by Pekhimenko et al. at http://users.ece…☆25Updated 10 years ago
- Linux source tree with Mitosis extension for x86_64.☆12Updated 4 years ago
- An unofficial mirror of the core PARSEC 3.0 benchmark suite with patches to run on x86_64 Arch Linux and generalize builds.☆106Updated 2 years ago
- Kernel repo of "Nimble Page Management for Tiered Memory Systems" in ASPLOS 2019☆42Updated 2 years ago
- ☆20Updated 7 years ago
- Creating beautiful gem5 simulations☆47Updated 4 years ago
- This is a processing-in-memory simulator which models 3D-stacked memory within gem5. Also includes the workloads used for IMPICA (In-Memo…☆44Updated 7 years ago
- This is the open-source site for XFDetector (ASPLOS'20)☆11Updated 4 years ago
- Strata: A Cross Media File System☆71Updated last year
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆45Updated last year
- USIMM: the Utah SImulated Memory Module☆22Updated 10 years ago
- DRAM Bank-Aware Kernel Memory Allocator☆42Updated 2 months ago
- ☆30Updated 4 years ago
- Cache and main memory hog programs. These are programs with specific access patterns to evict the already existing cache blocks of variou…☆19Updated 8 years ago
- ☆47Updated 9 years ago