uart / gem5-mirror
This is an unofficial read-only mirror of the gem5 simulator. The upstream repository is stored in Mercurial at http://repo.gem5.org/gem5 with an official git mirror at http://github.com/gem5/gem5. The mirror is updated at least hourly. Please consider contributing your changes to the upstream project.
☆13Updated 5 years ago
Alternatives and similar repositories for gem5-mirror
Users that are interested in gem5-mirror are comparing it to the libraries listed below
Sorting:
- Memory System Microbenchmarks☆62Updated 2 years ago
- ThyNVM: Transparent hybrid NonVolatile Memory (NOTE: This repo is not working yet. Please refer to the old version: https://github.com/ba…☆29Updated 7 years ago
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆76Updated 5 years ago
- A tool for measuring the cache-coherence latencies of a processor (i.e., the latencies of loads, stores, CAS, FAI, TAS, and SWAP).☆78Updated 3 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆38Updated 2 months ago
- Memory Bandwidth Reservation System for Efficient Performance Isolation in Multi-core Processors☆51Updated 4 months ago
- A simulator of a memory controller designed for hybrid DRAM+NVM.☆18Updated 9 years ago
- VANS: A validated NVRAM simulator☆27Updated last year
- Learning gem5 is a work-in-progress book to help gem5 users get started using gem5.☆181Updated 2 years ago
- ☆18Updated 5 years ago
- ☆32Updated 5 years ago
- This is a fork of zsim (see https://github.com/s5z/zsim) which integrates the NVMain main memory simulator, adding 3D stacking and non-vo…☆25Updated 10 years ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆47Updated last year
- Clio, ASPLOS'22.☆76Updated 3 years ago
- An FPGA-based full-stack in-storage computing system.☆37Updated 4 years ago
- OX: Computational Storage SSD Controller☆52Updated 3 months ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- Characterizing and Modeling Non-Volatile Memory Systems [MICRO'20, TopPicks'21]☆33Updated 3 years ago
- Source code for the Base-Delta-Immediate Compression Algorithm (described in the PACT 2012 paper by Pekhimenko et al. at http://users.ece…☆26Updated 10 years ago
- Support for Rocket Chip on Zynq FPGAs☆40Updated 6 years ago
- LMBench for ARC - based off of tarball from sourceforge, slightly modified for post-processing ease☆33Updated 10 months ago
- CXL Memory Resource Kit top-level repository☆19Updated last year
- HSCC is implemented with zsim-nvmain hybrid simulator, it has achieved the following functions: (1) Memory management simulations (such a…☆54Updated 4 years ago
- NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories☆81Updated 5 years ago
- SHMA: Software-managed Caching for Hybrid DRAM/NVM Memory Architectures, implemented with zsim and nvmain hybrid simulators☆62Updated 7 years ago
- An unofficial mirror of the core PARSEC 3.0 benchmark suite with patches to run on x86_64 Arch Linux and generalize builds.☆109Updated 2 years ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆33Updated this week
- This is the open-source site for XFDetector (ASPLOS'20)☆11Updated 4 years ago
- This is a processing-in-memory simulator which models 3D-stacked memory within gem5. Also includes the workloads used for IMPICA (In-Memo …☆44Updated 7 years ago