Alternatives and similar repositories for CSF342-Computer-Architecture

Users that are interested in CSF342-Computer-Architecture are comparing it to the libraries listed below

• RobRoyce / fpga_mouse_controller_basys3
  USB-to-PS2 mouse controller for FPGAs written in Verilog. Performs clock division, signal sampling, processing, error checking, and valid…
  ☆17Updated 3 years ago
• robertdunne / FPGA-ARM
  Verilog source code for book: Computer Architecture Tutorial
  ☆26Updated 4 years ago
• adithyasunil26 / Y86-64-Processor
  A Y86-64 processor implemented using Verilog
  ☆16Updated 4 years ago
• SubZer0811 / VLSI
  All the projects and assignments done as part of VLSI course.
  ☆20Updated 5 years ago
• vedic-partap / Computer-Organization-and-Architecture-LAB
  Solution to COA LAB Assgn, IIT Kharagpur
  ☆36Updated 7 years ago
• dominiksalvet / risc63
  Custom 64-bit pipelined RISC processor
  ☆18Updated last month
• silicon-vlsi / VLSI-2024
  Portal for 2024 SIT batch being mentored at the Advnaced VLSI Lab.
  ☆11Updated 2 years ago
• wjoeyzhewei / Alpha64_R10000_Superscalar_Processor
  Alpha64 R10000 Two-Way Superscalar Processor
  ☆11Updated 6 years ago
• stevehoover / RISC-V_MYTH_Workshop
  Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop
  ☆97Updated 10 months ago
• EECS150 / fpga_labs_fa21
  FPGA Labs for EECS 151/251A (Fall 2021)
  ☆11Updated 4 years ago
• SonalPinto / kronos
  Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations
  ☆77Updated 2 years ago
• spider-tronix / VLSI
  RISC V core implementation using Verilog.
  ☆28Updated 4 years ago
• zxmarcos / riscado-v
  RISCV implementation in Verilog (RV32I spec)
  ☆18Updated 2 months ago
• kiclu / rv6
  Pipelined 64-bit RISC-V core
  ☆15Updated last year
• prantoamt / 16bit_processor_design
  ☆12Updated 7 years ago
• TheSUPERCD / 8bit_MicroComputer_Verilog
  This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…
  ☆59Updated 3 years ago
• fcayci / vhdl-digital-design
  VHDL code examples for a digital design course
  ☆24Updated 6 years ago
• taneroksuz / rv-diios
  6-stage dual-issue in-order superscalar risc-v cpu with floating point unit
  ☆14Updated last month
• cornell-brg / lizard
  Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL
  ☆91Updated 6 years ago
• diadatp / mips_cpu
  A implementation of a 32-bit single cycle MIPS processor in Verilog.
  ☆20Updated 5 years ago
• maze1377 / pipeline-mips-verilog
  A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall
  ☆60Updated last year
• nhandyal / Verilog-Spectrum-Analyzer
  FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.
  ☆14Updated 13 years ago
• jlpteaching / dinocpu
  A teaching-focused RISC-V CPU design used at UC Davis
  ☆153Updated 2 years ago
• GabbedT / ApogeoRV
  A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.
  ☆20Updated 9 months ago
• ronak66 / Direct-Mapped-Cache
  Implementation of Direct-Mapped-Cache to hold 256 blocks, 16 32-bit instruction/Data per block with 32-bit address line
  ☆14Updated 7 years ago
• abdelazeem201 / SoC-Implementation-of-OpenMSP430-Microcontroller
  The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…
  ☆16Updated 4 years ago
• digital-design-hq / Digital-Resources
  ☆64Updated 4 years ago
• rstar900 / Dual-Core-RISC-V-Processor
  A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.
  ☆14Updated 3 years ago
• jieltan / OpenCompArchCourse
  ☆26Updated 4 years ago
• sayden / verilog-tutorials
  ☆12Updated 9 years ago