aman-nidhi / CSF342-Computer-Architecture

Related projects ⓘ

Alternatives and complementary repositories for CSF342-Computer-Architecture

• vedic-partap / Computer-Organization-and-Architecture-LAB
  Solution to COA LAB Assgn, IIT Kharagpur
  ☆35Updated 5 years ago
• SimpleCPU / SimpleCPU
  An open source CPU design and verification platform for academia
  ☆89Updated 4 years ago
• joey1115 / Alpha64_R10000_Superscalar_Processor
  Alpha64 R10000 Two-Way Superscalar Processor
  ☆11Updated 5 years ago
• ishfaqahmed29 / SerDes
  Verilog RTL Design
  ☆24Updated 3 years ago
• cm4233 / MIPS-Processor-VHDL
  Emulation of a 32-bit MIPS processor on Artix-7 FPGA using VHDL. The emulated MIPS processor is tested by executing RC5 encryption and de…
  ☆17Updated 4 years ago
• supratimdas / NoobsCpu-8bit
  A simple 8bit CPU.
  ☆25Updated last year
• digital-design-hq / Digital-Resources
  ☆53Updated 3 years ago
• abdelazeem201 / ORCA
  Multi-Voltage and Multi-Threshold Low Power Design Techniques for ORCA Processor Based on 32 nm Technology
  ☆17Updated last year
• RobRoyce / fpga_mouse_controller_basys3
  USB-to-PS2 mouse controller for FPGAs written in Verilog. Performs clock division, signal sampling, processing, error checking, and valid…
  ☆10Updated 2 years ago
• The-OpenROAD-Project / micro2022tutorial
  Website for the OpenROAD tutorial held at the MICRO 2022 conference
  ☆25Updated 2 years ago
• pulp-platform / rbe
  Reconfigurable Binary Engine
  ☆15Updated 3 years ago
• natu4u / GSOC_TensorCore
  TensorCore Vector Processor for Deep Learning - Google Summer of Code Project
  ☆21Updated 3 years ago
• stevehoover / RISC-V_MYTH_Workshop
  Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop
  ☆78Updated 10 months ago
• SubZer0811 / VLSI
  All the projects and assignments done as part of VLSI course.
  ☆17Updated 4 years ago
• pulp-platform / neureka
  2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters
  ☆19Updated last month
• zeeshanrafique23 / RV32I-Logisim
  RV32I single cycle simulation on open-source software Logisim.
  ☆16Updated 2 years ago
• fcayci / vhdl-digital-design
  VHDL code examples for a digital design course
  ☆20Updated 4 years ago
• comparch-security / spike-cache
  Spike with a coherence supported cache model
  ☆12Updated 4 months ago
• pulp-platform / fpu
  ☆37Updated 5 years ago
• stillwater-sc / RISC-V-TensorCore
  Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra
  ☆47Updated 2 years ago
• iammituraj / pequeno_riscv
  Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.
  ☆54Updated 3 weeks ago
• pradeepsk13 / vsdsram_sky130_1.8V
  Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node
  ☆13Updated 3 years ago
• spider-tronix / VLSI
  RISC V core implementation using Verilog.
  ☆25Updated 3 years ago
• amin-norollah / PAT-Noxim
  cycle accurate Network-on-Chip Simulator
  ☆25Updated last year
• SingularityKChen / SystemC-Training
  SystemC training aimed at TLM.
  ☆26Updated 4 years ago
• riscvarchive / riscv-zfinx
  ☆12Updated 9 months ago
• taneroksuz / fpu-sp
  IEEE 754 single precision floating point library in systemverilog and vhdl
  ☆26Updated last month
• klessydra / T13x
  An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …
  ☆45Updated 3 months ago
• ee-uet / UETRV-PCore
  Linux Capable 32-bit RISC-V based SoC in System Verilog
  ☆56Updated last week
• watz0n / learn-rv32i-asap
  A Simple As Possible RISCV-32I core with debug module.
  ☆43Updated 4 years ago