aman-nidhi / CSF342-Computer-Architecture
MIPS32 Assembly, Sorting Example in MIPS32 Assembly, CS-F342-Computer-Architecture-Lab
☆15Updated 7 years ago
Alternatives and similar repositories for CSF342-Computer-Architecture:
Users that are interested in CSF342-Computer-Architecture are comparing it to the libraries listed below
- USB-to-PS2 mouse controller for FPGAs written in Verilog. Performs clock division, signal sampling, processing, error checking, and valid…☆14Updated 3 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆15Updated 3 years ago
- A pipelined MIPS CPU supporting 31 MIPS instructions, interrupt and cache.☆20Updated 9 years ago
- Verilog Snippets for partial fulfilment of CS-F342 Computer Architecture,BITS Pilani☆17Updated 7 years ago
- A Y86-64 processor implemented using Verilog☆17Updated 3 years ago
- A implementation of a 32-bit single cycle MIPS processor in Verilog.☆19Updated 4 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12Updated 5 years ago
- Solution to COA LAB Assgn, IIT Kharagpur☆36Updated 6 years ago
- All the projects and assignments done as part of VLSI course.☆18Updated 4 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆11Updated 3 years ago
- Portal for 2024 SIT batch being mentored at the Advnaced VLSI Lab.☆10Updated 2 years ago
- ☆11Updated 2 years ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆14Updated 5 years ago
- An introduction to integrated circuit design with Verilog and the Papilio Pro development board.☆14Updated 3 months ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆17Updated 2 weeks ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆53Updated 8 months ago
- Implementation of a cache memory in verilog☆14Updated 7 years ago
- A verilog implementation of MIPS ISA.☆18Updated 5 years ago
- This repository contains all labs done as a part of the Embedded Logic and Design course.☆23Updated 6 years ago
- A Simple As Possible RISCV-32I core with debug module.☆42Updated 5 years ago
- A cache simulator, using the C++ language, to simulate a direct-mapped, fully associative and set-associative cache. It has a set of memo…☆19Updated 7 years ago
- CS3339 Computer Architecture class project - 5 stage MIPS-like processor with forwarding, hazard control, no exception handling.☆21Updated 7 years ago
- Emulation of a 32-bit MIPS processor on Artix-7 FPGA using VHDL. The emulated MIPS processor is tested by executing RC5 encryption and de…☆17Updated 4 years ago
- ☆24Updated 11 years ago
- Approximate arithmetic circuits for FPGAs☆11Updated 5 years ago
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab11~12 & 14~15☆13Updated 4 years ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆73Updated last year
- Implementation of Direct-Mapped-Cache to hold 256 blocks, 16 32-bit instruction/Data per block with 32-bit address line☆14Updated 6 years ago
- A harvard architecture CPU based on RISC-V.☆12Updated last year
- ☆57Updated 3 years ago