Alternatives and similar repositories for CSF342-Computer-Architecture

Users that are interested in CSF342-Computer-Architecture are comparing it to the libraries listed below

• vedic-partap / Computer-Organization-and-Architecture-LAB
  Solution to COA LAB Assgn, IIT Kharagpur
  ☆36Updated 6 years ago
• SubZer0811 / VLSI
  All the projects and assignments done as part of VLSI course.
  ☆19Updated 4 years ago
• SimpleCPU / SimpleCPU
  An open source CPU design and verification platform for academia
  ☆102Updated 4 years ago
• fcayci / vhdl-digital-design
  VHDL code examples for a digital design course
  ☆21Updated 5 years ago
• merledu / SIngle-Cycle-RISC-V-In-Verilog
  This repository contains the verilog code files of Single Cycle RISC-V architecture
  ☆31Updated 5 years ago
• TheSUPERCD / 8bit_MicroComputer_Verilog
  This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…
  ☆56Updated 2 years ago
• sarthak268 / Embedded_Logic_and_Design
  This repository contains all labs done as a part of the Embedded Logic and Design course.
  ☆23Updated 6 years ago
• RobRoyce / fpga_mouse_controller_basys3
  USB-to-PS2 mouse controller for FPGAs written in Verilog. Performs clock division, signal sampling, processing, error checking, and valid…
  ☆14Updated 3 years ago
• iammituraj / pequeno_riscv
  Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.
  ☆97Updated 3 weeks ago
• stevehoover / RISC-V_MYTH_Workshop
  Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop
  ☆87Updated 3 months ago
• aklsh / getting-started-with-verilog
  Verilog modules for beginners
  ☆28Updated 3 years ago
• mikinty / Hardware-Engineer-Interview-Questions
  For aspiring hardware engineers out there.
  ☆68Updated 2 months ago
• supratimdas / NoobsCpu-8bit
  A simple 8bit CPU.
  ☆26Updated 6 months ago
• deepvyas / Verilog-Snippets
  Verilog Snippets for partial fulfilment of CS-F342 Computer Architecture,BITS Pilani
  ☆17Updated 7 years ago
• silicon-vlsi / VLSI-2024
  Portal for 2024 SIT batch being mentored at the Advnaced VLSI Lab.
  ☆10Updated 2 years ago
• cepdnaclk / e16-co502-RV32IM-pipeline-implementation-group1
  The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…
  ☆25Updated 3 years ago
• MuhammadMajiid / UART
  UART implementation using verilog
  ☆19Updated 2 years ago
• diadatp / mips_cpu
  A implementation of a 32-bit single cycle MIPS processor in Verilog.
  ☆20Updated 4 years ago
• maze1377 / pipeline-mips-verilog
  A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall
  ☆49Updated 4 months ago
• explcre / 21Summer-VE370-Intro-to-Computer-Organization-Projects
  21Summer-VE370-Intro-to-Computer-Organization-Projects: -Project1: RISC-V Assembly, simluating c code. -Project2: 1.RISC-V64 sin…
  ☆12Updated 2 years ago
• zslwyuan / Basic-SIMD-Processor-Verilog-Tutorial
  Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …
  ☆131Updated 2 years ago
• merledu / Google-Summer-of-Code
  Project ideas list for Google Summer of Code.
  ☆15Updated 3 months ago
• EECS150 / fpga_labs_fa21
  FPGA Labs for EECS 151/251A (Fall 2021)
  ☆10Updated 3 years ago
• ejrh / cpu
  A very primitive but hopefully self-educational CPU in Verilog
  ☆144Updated 10 years ago
• merldsu / RISCV_Single_Cycle_Core
  This repository contains the design files of RISC-V Single Cycle Core
  ☆47Updated last year
• shariethernet / RPHAX
  RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…
  ☆19Updated 2 years ago
• mnasser431998 / bfu_dif_fft_rtl
  The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor
  ☆15Updated 2 years ago
• iamrk-vlsi / RISC-V-MYTH-Workshop
  5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !
  ☆12Updated 3 years ago
• shivanishah269 / risc-v-core
  This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…
  ☆77Updated last year
• jasonlin316 / RISC-V-CPU
  A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.
  ☆130Updated 5 years ago