yiweifengyan / Papers-on-Ternary-and-Binary-NetworksLinks
Papers and codes about Quantized Networks for easier survey and reference.
☆19Updated 3 years ago
Alternatives and similar repositories for Papers-on-Ternary-and-Binary-Networks
Users that are interested in Papers-on-Ternary-and-Binary-Networks are comparing it to the libraries listed below
Sorting:
- Official implementation of "Searching for Winograd-aware Quantized Networks" (MLSys'20)☆27Updated last year
- ☆19Updated 4 years ago
- ☆35Updated 4 years ago
- ☆71Updated 5 years ago
- Approximate layers - TensorFlow extension☆27Updated 2 months ago
- Post-training sparsity-aware quantization☆34Updated 2 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆23Updated last year
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆53Updated 2 months ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 2 years ago
- Eyeriss chip simulator☆36Updated 5 years ago
- ☆27Updated 3 months ago
- Torch2Chip (MLSys, 2024)☆53Updated 2 months ago
- BNNs (XNOR, BNN and DoReFa) implementation for PyTorch 1.0+☆41Updated 2 years ago
- Simulator for BitFusion☆100Updated 4 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 3 years ago
- pytorch fixed point training tool/framework☆34Updated 4 years ago
- TBNv2: Convolutional Neural Network With Ternary Inputs and Binary Weights☆17Updated 5 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆46Updated last year
- BSQ: Exploring Bit-Level Sparsity for Mixed-Precision Neural Network Quantization (ICLR 2021)☆40Updated 4 years ago
- Ternary Weights and Activations☆24Updated 6 years ago
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆24Updated last year
- Low Precision Arithmetic Simulation in PyTorch - extension for posit and beyond☆14Updated 3 weeks ago
- Implementation of "NITI: Training Integer Neural Networks Using Integer-only Arithmetic" on arxiv☆84Updated 2 years ago
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆11Updated 6 years ago
- Implementation of Microscaling data formats in SystemVerilog.☆20Updated 10 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 4 months ago
- Official implementation of EMNLP'23 paper "Revisiting Block-based Quantisation: What is Important for Sub-8-bit LLM Inference?"☆22Updated last year
- ☆27Updated 5 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆16Updated 3 years ago