Try to implement GCM-AES encryption algorithm on FPGA hardware and test it by software.
☆10May 31, 2019Updated 7 years ago
Alternatives and similar repositories for AES_GCM
Users that are interested in AES_GCM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Configurable AES-GCM IP (128, 192, 256 bits)☆44Aug 10, 2026Updated 2 months ago
- AES-128 Encryption☆11Jul 17, 2014Updated 12 years ago
- Basic scripts for Synopsys Design Compiler and Synopsys IC Compiler☆10Mar 31, 2018Updated 8 years ago
- A CUDA implementation of SM4-GCM algorithm☆12May 30, 2019Updated 7 years ago
- Ledger Donjon CTF 2020☆17Nov 16, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Nov 22, 2019Updated 6 years ago
- UVM☆14Mar 16, 2020Updated 6 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆19Feb 20, 2019Updated 7 years ago
- Hardware implementation of the ChaCha20-Poly1305 AEAD construction☆14Oct 8, 2020Updated 6 years ago
- ☆13Apr 24, 2015Updated 11 years ago
- A Python implementation of the authenticated encryption mode Galois/Counter Mode (GCM).☆47Aug 5, 2017Updated 9 years ago
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- Achieve RSA4096 with C language☆15Oct 9, 2018Updated 8 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆17Sep 23, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Not regularly updated clone of http://git.dpdk.org/dpdk-stable/ with the purpose to develop a new driver for corundum/mqnic (https://gith…☆16Aug 24, 2023Updated 3 years ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆13Sep 3, 2019Updated 7 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 12 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆43Dec 1, 2019Updated 6 years ago
- A deep learning based bioinformatics project on epigenetics in Type 2 Diabetes.☆17Mar 25, 2023Updated 3 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆18Oct 25, 2017Updated 9 years ago
- Verilog HDL implementation of the GOST 28147-89 — a Soviet and Russian government standard symmetric key block cipher☆17Feb 27, 2024Updated 2 years ago
- DLB (Deep Learning Blocks) as a part of DPU (Deep Learning Processing Unit) is a collection of synthesizable Verilog modules for deep lea…☆22Sep 11, 2026Updated last month
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆21Feb 27, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- PCI bridge☆20Jul 17, 2014Updated 12 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- ☆10Jul 31, 2019Updated 7 years ago
- A database of concentrating solar power plants of the world for energy modellers and analysts.☆20Oct 7, 2025Updated last year
- LiteX-based gateware for LimeSDR boards.☆22Updated this week
- SHA3 (KECCAK)☆21Jul 17, 2014Updated 12 years ago
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 5 years ago
- USB2 core for LiteX☆12Sep 30, 2026Updated 3 weeks ago
- Experimental USB2 HS/FS host primitives for FPGAs.☆12Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆17Sep 24, 2026Updated last month
- Byte-oriented AES-256 in CTR mode☆25Jul 18, 2022Updated 4 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆26Oct 8, 2020Updated 6 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆24Nov 24, 2017Updated 8 years ago
- sm2/3/4 tools for cryptography practitioners☆23Feb 3, 2021Updated 5 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆149Jul 31, 2022Updated 4 years ago
- FPGA mandelbrot accelerator via high speed/super speed USB☆14Apr 6, 2023Updated 3 years ago