Unofficial openFPGALoader packages built for WebUSB
☆14Mar 11, 2026Updated 7 months ago
Alternatives and similar repositories for openFPGALoader-web
Users that are interested in openFPGALoader-web are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated 2 years ago
- Demonstration of the YoWASP toolchain being used with Visual Studio Code to program a Radiona ULX3S board☆11Jan 1, 2024Updated 2 years ago
- Apache NuttX RTOS on FPGA☆16Feb 20, 2024Updated 2 years ago
- DDR3 frame buffer in Verilog, for Gowin FPGA☆13Sep 1, 2025Updated last year
- Demo projects for various Kintex FPGA boards☆71Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Project Peppercorn GateMate Test Cases☆19Sep 29, 2026Updated 2 weeks ago
- VexRiscV system with GDB-Server in Hardware☆21Jul 5, 2023Updated 3 years ago
- PCIe stack written in Amaranth.☆18Apr 27, 2026Updated 5 months ago
- sigrok_slogic☆22Apr 15, 2025Updated last year
- LiteX-based gateware for LimeSDR boards.☆22Updated this week
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- Files and documentation for Pico-Dirty-Blaster Workshop☆20Jun 21, 2025Updated last year
- Test of a RP2040 PMOD attached to a LiteX SoC.☆28May 16, 2023Updated 3 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆47Jun 16, 2026Updated 4 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Superscalar OoO RISC-V CPU, marchid: 50 (0x32), RVA22S64.☆22Updated this week
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆27Apr 24, 2019Updated 7 years ago
- Schoko Computer☆11Jun 7, 2023Updated 3 years ago
- A RISC-V software platform, exposing Analogue Pocket capabilities in a simple way☆49Aug 9, 2024Updated 2 years ago
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆17Apr 6, 2020Updated 6 years ago
- Soft USB for LiteX☆51Oct 6, 2025Updated last year
- Re-coded Gowin GW1N primitives for Verilator use☆24Aug 19, 2022Updated 4 years ago
- ☆22Mar 5, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- ☆17Oct 19, 2025Updated last year
- ☆16May 3, 2025Updated last year
- Master-thesis-final☆20Oct 9, 2023Updated 3 years ago
- Generate animated vector graphics for old-school 90's demos, like ST_NICCC☆18Jan 2, 2024Updated 2 years ago
- Retro computing on the Ulx3s ECP5 FPGA board☆26Mar 3, 2022Updated 4 years ago
- WIP USB host abstraction for embedded targets☆12Nov 18, 2023Updated 2 years ago
- Example of using a eurorack-pmod as an 8-channel (4in + 4out) USB sound card, based on the LUNA project.☆13Nov 18, 2025Updated 11 months ago
- Open SDK and FPGA toolchain for the AGM AG32 RISC-V MCU with embedded AGRV2K fabric☆56Oct 1, 2026Updated 2 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- LiteX development baseboards arround the SQRL Acorn.☆80Updated this week
- [Moved to Codeberg] Another size-optimized RISC-V CPU for your consideration.☆61May 10, 2026Updated 5 months ago
- Little handy Numerically controlled oscillator (NCO) Verilog RTL☆15Feb 15, 2024Updated 2 years ago
- SDK sch&layout reference design and datasheet documention☆77Feb 1, 2024Updated 2 years ago
- A simple Python tool to create pinout overviews of ICs.☆41Feb 17, 2024Updated 2 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆36Oct 15, 2024Updated 2 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆21Mar 10, 2024Updated 2 years ago