DDR3 frame buffer in Verilog, for Gowin FPGA
☆13Sep 1, 2025Updated last year
Alternatives and similar repositories for ddr3_framebuffer_gowin
Users that are interested in ddr3_framebuffer_gowin are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA design sources for ATOM Display FPGA☆29Oct 8, 2026Updated last week
- A BSD-licensed YM2612/3438 cycle-accurate Verilog core based on die shots☆17May 17, 2024Updated 2 years ago
- Gate array reverse engineering☆31Dec 28, 2025Updated 9 months ago
- This project is a port of the 1chipMSX to DEOCM + DE0-CV including modification of OCM-PLD.☆20Jun 19, 2019Updated 7 years ago
- ☆16Jul 10, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- MPSSE/JTAG impementation for the Raspberry Pi Pico☆16Mar 28, 2025Updated last year
- ☆21Aug 21, 2023Updated 3 years ago
- A lightweight library for parsing the VGM format.☆27Jun 25, 2023Updated 3 years ago
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆17Apr 6, 2020Updated 6 years ago
- The DDR Test Firmware for LicheeTang20K.☆17Jun 20, 2023Updated 3 years ago
- A BSD-licensed YM2151 cycle-accurate Verilog core based on the die shot from siliconpr0n☆80Aug 31, 2024Updated 2 years ago
- An educational, whole-system simulation of the ao486 SystemVerilog CPU core and PC architecture☆21Jul 2, 2026Updated 3 months ago
- MSX2+ emulator specialized for embedded use☆23Sep 11, 2026Updated last month
- Smol 2-stage RISC-V processor in nMigen☆27May 6, 2021Updated 5 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆16May 3, 2025Updated last year
- A System Verilog/FPGA implementation of the Gigatron project.☆19Oct 29, 2018Updated 7 years ago
- FPGA implementation of a simple scanline based 2d graphics engine☆25Feb 26, 2019Updated 7 years ago
- SNES SPC music player for Tang Nano 20k☆21Jul 31, 2023Updated 3 years ago
- Master-thesis-final☆20Oct 9, 2023Updated 3 years ago
- FPGA board support and core ports for MiSTeX☆51Jan 1, 2025Updated last year
- Generate animated vector graphics for old-school 90's demos, like ST_NICCC☆18Jan 2, 2024Updated 2 years ago
- A die shot based cycle-accurate Konami SCC core☆25Oct 11, 2026Updated last week
- A dual-socket USB host PMOD module.☆19Mar 20, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Kakao Linux☆41Aug 6, 2026Updated 2 months ago
- RISC-V implementation of RV32I for FPGA board Tang Nano 9K utilizing on-board burst PSRAM, flash and SD card☆55Sep 26, 2026Updated 3 weeks ago
- Code examples for Sipeed Tang Nano 9K FPGA board including HDMI 720p and PSRAM controller usage.☆23Aug 21, 2022Updated 4 years ago
- FPGA X68000 I/O Board for DE0-CV☆10Jul 4, 2020Updated 6 years ago
- CY8CKIT-059(PSoC5LP) USB Audio with Internal DAC and I2S Dual Out☆13May 8, 2018Updated 8 years ago
- ☆10Mar 15, 2019Updated 7 years ago
- Doom classic port to lightweight RISC‑V☆113Jul 25, 2022Updated 4 years ago
- Turn a ~$5 AliExpress clock into a physical AI usage dashboard (Claude, Codex, multi-account). No firmware flashing.☆70Updated this week
- Barely Adequate Browser ESP32 — a text web browser for ESP32-S3 + 480×320 touchscreen☆40Jun 15, 2026Updated 4 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Verilog ADPCM decoder compatible with OKI MSM5205☆12Jan 6, 2025Updated last year
- Z80 CPU for OpenFPGAs, with Icestudio☆95Jun 6, 2024Updated 2 years ago
- Open-source HDMI/DVI transmitter for the Gowin GW1NSR-powered Tang Nano 4K☆23Sep 8, 2022Updated 4 years ago
- Bare metal programming on the EBAZ4205 board with Zynq XC7Z010 SoC☆24Dec 10, 2024Updated last year
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆27Apr 24, 2019Updated 7 years ago
- Main_MiSTeX binary☆30May 9, 2024Updated 2 years ago
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆108Oct 11, 2022Updated 4 years ago