Turn WaveDrom timing diagrams into ASCII art
☆172Feb 23, 2024Updated 2 years ago
Alternatives and similar repositories for asciiwave
Users that are interested in asciiwave are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A cheap iCE40 development board, designed on and for Raspberry Pi☆31Jul 7, 2019Updated 7 years ago
- Mutation Cover with Yosys (MCY)☆97Aug 5, 2026Updated 3 weeks ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- Smol 2-stage RISC-V processor in nMigen☆27May 6, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆34Jul 15, 2021Updated 5 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 7 years ago
- System on Chip toolkit for Amaranth HDL☆103May 23, 2026Updated 3 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- Digital timing diagram rendering engine☆3,477Updated this week
- impulse is an event and waveform visualization and analysis workbench (simulation, traces, logs) which helps engineers to comfortably und…☆31Jul 8, 2026Updated last month
- USB-C ports made from a flex PCB and an ATtiny84A☆43Jan 20, 2022Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆43Mar 14, 2019Updated 7 years ago
- Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.☆61Aug 23, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Industry standard I/O for Amaranth HDL☆32Jan 27, 2026Updated 7 months ago
- ☆12Mar 6, 2019Updated 7 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- Adapter to use a Spaceball 2003 with modern software☆18Dec 15, 2025Updated 8 months ago
- Board definitions for Amaranth HDL☆130Aug 13, 2026Updated 2 weeks ago
- USB Serial on the TinyFPGA BX☆145Jun 20, 2021Updated 5 years ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆259Aug 21, 2023Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆13Jan 15, 2017Updated 9 years ago
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆19Apr 6, 2022Updated 4 years ago
- ICE40 FPGA Cape for Beaglebone☆53Sep 14, 2020Updated 5 years ago
- USB Full-Speed core written in migen/LiteX