Alternatives and similar repositories for asciiwave:

Users that are interested in asciiwave are comparing it to the libraries listed below

• davidthings / tinyfpga_bx_usbserial
  USB Serial on the TinyFPGA BX
  ☆136Updated 3 years ago
• YosysHQ / fpga-toolchain
  Multi-platform nightly builds of open source FPGA tools
  ☆295Updated 3 years ago
• hdl4fpga / hdl4fpga
  VHDL library 4 FPGAs
  ☆176Updated this week
• mattvenn / basic-ecp5-pcb
  Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs
  ☆106Updated 3 years ago
• smunaut / ice40-playground
  Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)
  ☆249Updated last year
• ZipCPU / wbscope
  A wishbone controlled scope for FPGA's
  ☆80Updated last year
• pieter3d / simview
  ☆77Updated last year
• fjullien / migen_litex_tutorials
  ☆108Updated 2 years ago
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆174Updated 2 months ago
• damdoy / ice40_ultraplus_examples
  Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation
  ☆263Updated last year
• Paebbels / pyVHDLParser
  Streaming based VHDL parser.
  ☆83Updated 9 months ago
• icebreaker-fpga / icebreaker-verilog-examples
  This repository contains small example designs that can be used with the open source icestorm flow.
  ☆147Updated 3 years ago
• wavedrom / cli
  CLI for WaveDrom
  ☆61Updated last year
• alexforencich / verilog-wishbone
  Verilog wishbone components
  ☆114Updated last year
• butterstick-fpga / butterstick-hardware
  Basic ECP5 based GigE to SYZYGY interface.
  ☆200Updated last year
• amaranth-lang / amaranth-boards
  Board definitions for Amaranth HDL
  ☆112Updated 3 weeks ago
• yne / vcd
  VCD file (Value Change Dump) command line viewer
  ☆116Updated 2 years ago
• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆204Updated last week
• enjoy-digital / usb3_pipe
  USB3 PIPE interface for Xilinx 7-Series
  ☆211Updated 2 years ago
• ultraembedded / openlogicbit
  Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers.
  ☆138Updated 3 years ago
• kevinpt / symbolator
  HDL symbol generator
  ☆189Updated 2 years ago
• amaranth-farm / amlib
  assorted library of utility cores for amaranth HDL
  ☆87Updated 7 months ago
• oskirby / logicbone
  Logicbone ECP5 Development Board
  ☆116Updated 4 years ago
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆112Updated 3 years ago
• blackmesalabs / hyperram
  Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC
  ☆86Updated 6 years ago
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆232Updated 6 months ago
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆275Updated last year
• ulixxe / usb_cdc
  Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs
  ☆166Updated last year
• RadionaOrg / ulx3s-links
  List of all links you can try with ULX3S
  ☆99Updated 3 years ago
• no2fpga / no2usb
  Nitro USB FPGA core
  ☆84Updated last year