Turn WaveDrom timing diagrams into ASCII art
☆173Feb 23, 2024Updated 2 years ago
Alternatives and similar repositories for asciiwave
Users that are interested in asciiwave are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A cheap iCE40 development board, designed on and for Raspberry Pi☆31Jul 7, 2019Updated 7 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- Mutation Cover with Yosys (MCY)☆100Oct 13, 2026Updated last week
- Smol 2-stage RISC-V processor in nMigen☆27May 6, 2021Updated 5 years ago
- USB Full-Speed core written in migen/LiteX☆44Mar 14, 2019Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- System on Chip toolkit for Amaranth HDL☆104May 23, 2026Updated 4 months ago
- Digital timing diagram rendering engine☆3,512Aug 31, 2026Updated last month
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆19Apr 6, 2022Updated 4 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆34Jul 15, 2021Updated 5 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 7 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- impulse is an event and waveform visualization and analysis workbench (simulation, traces, logs) which helps engineers to comfortably und…☆31Sep 25, 2026Updated 3 weeks ago
- Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.☆61Aug 23, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- WaveDrom compatible python command line☆118Jun 2, 2023Updated 3 years ago
- USB-C ports made from a flex PCB and an ATtiny84A☆43Jan 20, 2022Updated 4 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- ☆12Mar 6, 2019Updated 7 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 7 years ago
- Industry standard I/O for Amaranth HDL☆32Jan 27, 2026Updated 8 months ago
- crap-o-scope scope implementation for icestick☆20Jun 1, 2018Updated 8 years ago
- Adapter to use a Spaceball 2003 with modern software☆18Dec 15, 2025Updated 10 months ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆13Jan 15, 2017Updated 9 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- USB Serial on the TinyFPGA BX☆146Jun 20, 2021Updated 5 years ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆261Aug 21, 2023Updated 3 years ago
- C code that make nice posters☆52Jan 16, 2021Updated 5 years ago
- Python script to transform a VCD file to wavedrom format☆86Aug 18, 2022Updated 4 years ago
- A backup of the QuartzCompositions.com repository☆10Aug 13, 2017Updated 9 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 2 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆12Apr 5, 2018Updated 8 years ago
- SPI flash MITM and emulation (QSPI is a WIP)☆22Jan 27, 2022Updated 4 years ago
- Board definitions for Amaranth HDL☆131Aug 13, 2026Updated 2 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆291Nov 25, 2019Updated 6 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 7 years ago
- HDL symbol generator☆206Feb 2, 2023Updated 3 years ago
- ☆64Jul 21, 2020Updated 6 years ago
- Very small and high performance CPU☆13Dec 3, 2024Updated last year
- FuseSoC-based SoC for VeeR EH1 and EL2☆343Dec 11, 2024Updated last year
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆40Mar 30, 2021Updated 5 years ago