☆22May 4, 2026Updated 3 months ago
Alternatives and similar repositories for red_eyes_is_all_you_need
Users that are interested in red_eyes_is_all_you_need are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 5 years ago
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- FPGA core for ISO7816 smart card communication☆14Apr 28, 2022Updated 4 years ago
- Firmware for the EBAZ4205 with HDMI extension board that implements DMA transfers to an HDMI sink☆16Sep 22, 2025Updated 10 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆24Mar 8, 2026Updated 4 months ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆19Aug 24, 2024Updated last year
- ☆15Jul 7, 2020Updated 6 years ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆17Feb 3, 2026Updated 6 months ago
- Nios II Vscode Extension☆10Sep 17, 2020Updated 5 years ago
- RISC-V SoC — Complete RTL-to-GDSII Flow (SKY130 130nm) | 34 Hardened Modules | 107K+ Gates☆25May 17, 2026Updated 2 months ago
- ☆14Jan 30, 2012Updated 14 years ago
- Learn how to develop a plugin for PlotJuggler, by example.☆19Aug 15, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆48May 20, 2021Updated 5 years ago
- Reference FPGA designs for interfacing with the internal ARM Cortex M3 MCU of the GW1NSR-4C, modified for use with boards like the Tang N…☆12Aug 13, 2022Updated 3 years ago
- Repository gathering basic modules for CDC purpose☆63Dec 31, 2019Updated 6 years ago
- ☆18Sep 2, 2020Updated 5 years ago
- Automated measurement of crystal parameters using a vector network analyser☆13Jun 17, 2020Updated 6 years ago
- Regular expressions based on Rob Pike Plan9 regexp9. Forked from https://github.com/attractivechaos/benchmarks/tree/master/reb/regexp9☆16Feb 5, 2022Updated 4 years ago
- rtty decoder for SDR uno☆11Mar 12, 2022Updated 4 years ago
- The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.☆14Jan 27, 2016Updated 10 years ago
- Opulent Voice Modulator and Demodulator in C++ (GPL)☆16Jul 6, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Verilog/SystemVerilog Extension for Zed☆25Jul 23, 2026Updated last week
- Improve the timing of existing subtitles via various scripts.☆17Jun 18, 2026Updated last month
- list of links to resources related to functional verification☆12Sep 10, 2023Updated 2 years ago
- Trackuino firmware source code☆10Oct 22, 2018Updated 7 years ago
- 586 compatible soft core for FPGA in verilog with AXI4 interface☆16Oct 15, 2016Updated 9 years ago
- ☆15Jun 24, 2022Updated 4 years ago
- Asynchronous FIFO for FPGAs☆12Mar 20, 2018Updated 8 years ago
- RTTY Arduino Beacon for Si5351☆13Oct 3, 2022Updated 3 years ago
- Микропроцессорные устройства☆14Feb 19, 2026Updated 5 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Catalyst N1 — Open source neuromorphic processor (Loihi 1 parity). 128 cores, 131K neurons, 14-opcode learning ISA, FPGA-validated on AWS…☆41Jun 2, 2026Updated 2 months ago
- I2C master/slave Core☆15Jul 17, 2014Updated 12 years ago
- Building Linux System Software with Xilinx Vitis 2022.1 and Buildroot for Zynq 7000 / ZynqMP platforms.☆21Mar 26, 2024Updated 2 years ago
- Xilinx Embedded Software (embeddedsw) Development☆14Jun 30, 2026Updated last month
- ☆23Apr 10, 2025Updated last year
- Konami Bubble System Bubble Memory Cartridge FBM-#101 Emulator☆27Aug 4, 2024Updated 2 years ago
- Emacs Verilog Tree-sitter Major-mode☆12Jul 16, 2026Updated 3 weeks ago