edatasheets / digital-datasheets
☆12Updated 3 months ago
Alternatives and similar repositories for digital-datasheets:
Users that are interested in digital-datasheets are comparing it to the libraries listed below
- Bazel rules for Xilinx Vivado☆19Updated 2 years ago
- An all-digital, ring-oscillator-based Ising solver.☆17Updated 11 months ago
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆129Updated 2 weeks ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆17Updated 5 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆5Updated this week
- System on Chip toolkit for Amaranth HDL☆88Updated 6 months ago
- Multi-Rail Power Sequencer, capable of monitoring and sequencing up to 144 power rails, offers a configurable and rich set of features, s…☆18Updated 4 months ago
- ☆77Updated last year
- Small footprint and configurable embedded FPGA logic analyzer☆175Updated 2 months ago
- ☆15Updated 7 months ago
- pyVhdl2sch is a python based VHDL to (pdf) schematic converter☆32Updated 5 years ago
- A SystemVerilog source file pickler.☆56Updated 6 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 3 months ago
- Python script to transform a VCD file to wavedrom format☆75Updated 2 years ago
- An abstract language model of VHDL written in Python.☆52Updated this week
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆95Updated last year
- A sphinx extension that allows including wavedrom diagrams by using its text-based representation☆36Updated 7 months ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆135Updated 2 weeks ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆48Updated this week
- A utility for processing command line arguments☆14Updated 2 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆110Updated 3 years ago
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- mantle library☆44Updated 2 years ago
- Coriolis VLSI EDA Tool (LIP6)☆63Updated last week
- ☆31Updated last year
- TinyTapeout-01 submission repo☆31Updated 2 years ago
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆76Updated 4 months ago
- End-to-end synthesis and P&R toolchain☆81Updated 3 weeks ago
- FPGA tool performance profiling☆102Updated last year
- Small footprint and configurable SPI core☆41Updated this week