Alternatives and similar repositories for digital-datasheets

Users that are interested in digital-datasheets are comparing it to the libraries listed below

• atopile / faebryk
  Open-source software-defined EDA
  ☆30Updated 8 months ago
• efabless / OpenLane
  This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …
  ☆156Updated last year
• hdl / bazel_rules_hdl
  Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…
  ☆137Updated 2 weeks ago
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆139Updated 4 months ago
• antmicro / meta-antmicro
  ☆17Updated last week
• YosysHQ / fpga-toolchain
  Multi-platform nightly builds of open source FPGA tools
  ☆299Updated 3 years ago
• agoessling / rules_vivado
  Bazel rules for Xilinx Vivado
  ☆19Updated 3 years ago
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆245Updated 10 months ago
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆277Updated last year
• chipsalliance / silicon-notebooks
  ☆171Updated 2 years ago
• openXC7 / toolchain-nix
  Nix flake for openXC7
  ☆41Updated 5 months ago
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆79Updated 3 years ago
• ghdl / docker
  Scripts to build and use docker images including GHDL
  ☆41Updated 9 months ago
• bavovanachte / sphinx-wavedrom
  A sphinx extension that allows including wavedrom diagrams by using its text-based representation
  ☆37Updated last year
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆403Updated 8 months ago
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆83Updated 8 months ago
• butterstick-fpga / butterstick-hardware
  Basic ECP5 based GigE to SYZYGY interface.
  ☆204Updated last year
• mineda-support / ICPS2023_5
  ☆55Updated last month
• zachbe / digial-ising
  An all-digital, ring-oscillator-based Ising solver.
  ☆18Updated last year
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆182Updated 3 weeks ago
• hdl4fpga / hdl4fpga
  VHDL library 4 FPGAs
  ☆181Updated this week
• ghdl / ghdl-cosim
  Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL
  ☆49Updated this week
• kevinpt / symbolator
  HDL symbol generator
  ☆194Updated 2 years ago
• RobertBaruch / nmigen-exercises
  Graded exercises for nMigen (WIP)
  ☆55Updated 4 years ago
• blackmesalabs / ChipVault
  Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.
  ☆12Updated 8 years ago
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆87Updated last week
• yrrapt / amsat_txrx_ic
  An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)
  ☆71Updated 3 years ago
• hdl / containers
  Building and deploying container images for open source electronic design automation (EDA)
  ☆116Updated 11 months ago
• aesc-silicon / ElemRV
  ElemRV - End-to-end Open-Source RISC-V Microcontroller
  ☆64Updated 2 months ago
• blackmesalabs / sump3
  sump3 logic analyzer
  ☆27Updated this week