edatasheets / digital-datasheetsLinks
☆12Updated 10 months ago
Alternatives and similar repositories for digital-datasheets
Users that are interested in digital-datasheets are comparing it to the libraries listed below
Sorting:
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆88Updated last year
- Open-source software-defined EDA☆31Updated last year
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆144Updated 8 months ago
- Book repository "Analysis and Design of Elementary MOS Amplifier Stages"☆368Updated 4 months ago
- VHDL formatter web online written in typescript☆57Updated 2 years ago
- An abstract language model of VHDL written in Python.☆59Updated 3 weeks ago
- Multi-platform nightly builds of open source FPGA tools☆299Updated 4 years ago
- Multi-Rail Power Sequencer, capable of monitoring and sequencing up to 144 power rails, offers a configurable and rich set of features, s…☆19Updated 7 months ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆118Updated 4 years ago
- Python interface to OpenEMS, for PCB trace simulation. Accepts Gerber files as input. Features automatic grid generation and postprocess…☆190Updated 2 weeks ago
- FOSS Flow For FPGA☆415Updated 11 months ago
- A tube guitar amplifier power supply VHDL project☆17Updated last year
- Building and deploying container images for open source electronic design automation (EDA)☆115Updated last year
- Scripts to build and use docker images including GHDL☆43Updated last year
- Bazel rules for Xilinx Vivado☆20Updated 3 years ago
- sump3 logic analyzer☆31Updated last week
- Python script to transform a VCD file to wavedrom format☆82Updated 3 years ago
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆149Updated last week
- ☆88Updated 2 months ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆11Updated this week
- Experimental flows using nextpnr for Xilinx devices☆248Updated last year
- tcl scripts used to build or generate vivado projects automatically☆34Updated 2 years ago
- Style guide enforcement for VHDL☆228Updated last month
- Flip flop setup, hold & metastability explorer tool☆51Updated 3 years ago
- Course material for a basic hands-on analog circuit design course with IC emphasis☆168Updated last week
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆51Updated this week
- Turn WaveDrom timing diagrams into ASCII art☆164Updated last year
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆160Updated last year
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆112Updated last year
- HDL symbol generator☆198Updated 2 years ago