广东工业大学自动化&集成学院本科课程学习笔记 Undergraduate course study notes of Schools of Automation and IC, GDUT
☆25Aug 29, 2024Updated last year
Alternatives and similar repositories for undergrad_study_notes
Users that are interested in undergrad_study_notes are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA based, Real-time processing of audio, including voiceprint recognition, adaptive noise suppression, et al.☆15May 8, 2025Updated 10 months ago
- 基于STM32的直流电机调速系统☆12Oct 26, 2018Updated 7 years ago
- 第八届集创赛紫光同创杯音频处理国家二等奖☆25Oct 15, 2024Updated last year
- ☆10May 27, 2019Updated 6 years ago
- My personal Electronics projects versioning repo.☆13Dec 9, 2013Updated 12 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 12 years ago
- 本仓库为广东工业大学集电GEEK俱乐部考核仓库。下面将描述每个任务的要求以及相关的学习资料。请同学们认真阅读本文件并学习相关资料。有关信息的更新或更正将在本README文件中完成。☆11Jul 19, 2023Updated 2 years ago
- iccad contest 2022 problem B☆16Sep 4, 2022Updated 3 years ago
- Problem B: 3D Placement with D2D Vertical Connections☆11Jun 30, 2022Updated 3 years ago
- Power grid analysis☆20Aug 5, 2020Updated 5 years ago
- ☆21May 25, 2023Updated 2 years ago
- SMT-based-STDCELL-Layout-Generator☆18Sep 30, 2021Updated 4 years ago
- spi memory controller☆24Jan 5, 2017Updated 9 years ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- A Tiny Processor Core☆114Jul 14, 2025Updated 8 months ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆27Mar 11, 2022Updated 4 years ago
- ☆24Oct 18, 2022Updated 3 years ago
- ☆28Jun 25, 2024Updated last year
- A VCD parser object☆40Jul 17, 2013Updated 12 years ago
- yolov8 人体姿态判断☆31Jul 9, 2024Updated last year
- ⚙️ 基于 Zynq-7 全可编程 SoC 的设计☆39Dec 31, 2021Updated 4 years ago
- Python iterface for Cadence LEF/DEF parser.☆35Oct 31, 2023Updated 2 years ago
- 黑马无人小车源码☆71Dec 21, 2020Updated 5 years ago
- riscv指令集,单周期以及五级流水线CPU☆119Jan 6, 2025Updated last year
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆140Feb 25, 2026Updated 3 weeks ago
- ☆43Nov 28, 2022Updated 3 years ago
- EDA wiki☆54Mar 1, 2023Updated 3 years ago
- ☆59Jan 19, 2026Updated 2 months ago
- An exquisite superscalar RV32GC processor.☆167Feb 23, 2026Updated last month
- A Design Rule Checker with GPU Acceleration☆61Sep 15, 2023Updated 2 years ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆89Mar 9, 2026Updated 2 weeks ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆101Dec 3, 2025Updated 3 months ago
- A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.☆103Mar 6, 2022Updated 4 years ago
- Run 64-bit Linux on LiteX + RocketChip☆208Oct 10, 2025Updated 5 months ago
- EDA wiki☆136Nov 3, 2025Updated 4 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆172Apr 25, 2025Updated 10 months ago
- 广东工业大学计算机学院课程攻略 - 毕业设计、校招、课程设计、实验、经验分享、论文模板、试卷、习题解答等等☆1,261Jun 13, 2023Updated 2 years ago
- Mt-KaHyPar (Multi-Threaded Karlsruhe Hypergraph Partitioner) is a shared-memory multilevel graph and hypergraph partitioner equipped with…☆173Updated this week
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆194May 19, 2025Updated 10 months ago