Alternatives and similar repositories for bitslice

Users that are interested in bitslice are comparing it to the libraries listed below

• tree-sitter / tree-sitter-verilog
  SystemVerilog grammar for tree-sitter
  ☆113Updated last year
• bogdanvuk / pygears
  HW Design: A Functional Approach
  ☆145Updated 2 years ago
• pymtl / pymtl3
  Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework
  ☆445Updated 5 months ago
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆65Updated last year
• UCSBarchlab / PyRTL
  A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…
  ☆294Updated 2 months ago
• Xilinx / PYNQ-ZU
  PYNQ-ZU, AUP UltraScale+ MPSoC academic board
  ☆28Updated 4 months ago
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆109Updated 5 months ago
• francof2a / fxpmath
  A python library for fractional fixed-point (base 2) arithmetic and binary manipulation with Numpy compatibility.
  ☆202Updated last year
• circuitgraph / circuitgraph
  Tools for working with circuits as graphs in python
  ☆126Updated 2 years ago
• NVlabs / GEM
  Open-source RTL logic simulator with CUDA acceleration
  ☆255Updated 4 months ago
• makslevental / openhls
  PyTorch model to RTL flow for low latency inference
  ☆131Updated last year
• apytypes / apytypes
  APyTypes - Algorithmic data types for Python
  ☆39Updated last week
• phanrahan / magma
  magma circuits
  ☆264Updated last year
• AUCOHL / DFFRAM
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆164Updated 3 months ago
• PrincetonUniversity / prga
  Open-source FPGA research and prototyping framework.
  ☆211Updated last year
• sgherbst / svreal
  Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats
  ☆51Updated 5 years ago
• csail-csg / pyverilator
  Python wrapper for verilator model
  ☆93Updated 2 years ago
• najaeda / naja-verilog
  A standalone structural (gate-level) verilog parser
  ☆40Updated last week
• The-OpenROAD-Project / asap7
  ☆234Updated 10 months ago
• ucb-bar / hammer
  Hammer: Highly Agile Masks Made Effortlessly from RTL
  ☆310Updated this week
• johnjohnlin / nicotb
  A lightweight library to perform Python/Verilog co-simulation with Python3.3 coroutine + numpy. The name Nicotb cames from NatIve COrouti…
  ☆21Updated 2 years ago
• OpenTimer / Parser-Verilog
  A Standalone Structural Verilog Parser
  ☆99Updated 3 years ago
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆66Updated last year
• scale-lab / OpenPhySyn
  EDA physical synthesis optimization kit
  ☆64Updated 2 years ago
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆157Updated this week
• PyFPGA / pyfpga
  A Python package to use FPGA development tools programmatically.
  ☆144Updated 10 months ago
• dillonhuff / ahaHLS
  An open source high level synthesis (HLS) tool built on top of LLVM
  ☆127Updated last year
• intel / systemc-compiler
  This tool translates synthesizable SystemC code to synthesizable SystemVerilog.
  ☆300Updated 3 weeks ago
• Nic30 / hwt
  VHDL/Verilog/SystemC code generator, simulator API written in python/c++
  ☆220Updated last month
• Kuree / pysv
  Running Python code in SystemVerilog
  ☆71Updated 8 months ago