zegervdv / bitsliceLinks
Verilog bit slicing for python
☆10Updated 4 years ago
Alternatives and similar repositories for bitslice
Users that are interested in bitslice are comparing it to the libraries listed below
Sorting:
- A RISC-V RV32 model ready for SMT program synthesis.☆11Updated 4 years ago
- Source files to reproduce the results shown for A-QED at DAC 2020☆8Updated 4 years ago
- All Digital Phase-Locked Loop (ADPLL)☆13Updated last year
- CMake based hardware build system☆29Updated 2 weeks ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆13Updated 3 weeks ago
- Developing Smith Waterman accelerators on F1 instances using 1st CLaaS☆12Updated 2 years ago
- An open-source custom cache generator.☆34Updated last year
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆25Updated last year
- An LLVM based mini-C to Verilog High-level Synthesis tool☆37Updated 4 months ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆106Updated 2 months ago
- Fuzzing for SpinalHDL☆16Updated 2 years ago
- This repository provides supplementary material for our paper HiFi-DRAM: Enabling High-fidelity DRAM Research by Uncovering Sense Amplifi…☆20Updated last year
- Optimization results for superconducting electronic (SCE) circuits☆14Updated last year
- A high-efficiency system-on-chip for floating-point compute workloads.☆38Updated 6 months ago
- A standalone structural (gate-level) verilog parser☆37Updated this week
- Modular, flexible, cross-platform workload profiling and characterization☆13Updated 4 years ago
- RiVer Core is an open source Python based RISC-V Core Verification framework.☆22Updated last month
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆26Updated 6 years ago
- Project Repo for the Simulator Independent Coverage Research☆19Updated 2 years ago
- Universal Memory Interface (UMI)☆147Updated last week
- A tool for synthesizing Verilog programs☆95Updated last week
- Demo: how to create a custom EBRICK☆21Updated 7 months ago
- ☆15Updated 4 years ago
- Running Linux on IOb-SoC-OpenCryptoHW☆14Updated 11 months ago
- ☆11Updated 2 years ago
- Examples of how to Generate Schematics from SystemVerilog Synthesis Tools☆22Updated last year
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆24Updated 8 months ago
- a Python framework for managing embedded HW/SW projects☆17Updated this week
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆20Updated 2 weeks ago