Alternatives and similar repositories for bitslice

Users that are interested in bitslice are comparing it to the libraries listed below

• tree-sitter / tree-sitter-verilog
  SystemVerilog grammar for tree-sitter
  ☆110Updated 11 months ago
• apytypes / apytypes
  APyTypes - Algorithmic data types for Python
  ☆38Updated this week
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆64Updated 9 months ago
• pymtl / pymtl3
  Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework
  ☆432Updated 2 months ago
• UCSBarchlab / PyRTL
  A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…
  ☆289Updated last week
• csail-csg / pyverilator
  Python wrapper for verilator model
  ☆92Updated last year
• sudharsan2000 / analog-NN
  Training Neural Networks using Analog circuits
  ☆24Updated 4 years ago
• circuitgraph / circuitgraph
  Tools for working with circuits as graphs in python
  ☆126Updated last year
• Raamakrishnan / verilog-filelist-parser
  A Verilog Filelist parser in Rust
  ☆11Updated 3 years ago
• Kuree / pysv
  Running Python code in SystemVerilog
  ☆70Updated 5 months ago
• francof2a / fxpmath
  A python library for fractional fixed-point (base 2) arithmetic and binary manipulation with Numpy compatibility.
  ☆199Updated last year
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆106Updated 2 months ago
• johnjohnlin / nicotb
  A lightweight library to perform Python/Verilog co-simulation with Python3.3 coroutine + numpy. The name Nicotb cames from NatIve COrouti…
  ☆21Updated last year
• masc-ucsc / anubis
  The ANUBIS benchmark suite for Incremental Synthesis
  ☆12Updated 4 years ago
• milestone12 / JSON.sv
  SystemVerilog package for reading, manipulating, and writing JSON-formatted data
  ☆10Updated 3 years ago
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆64Updated last year
• phanrahan / magma
  magma circuits
  ☆262Updated last year
• leonardt / fault
  A Python package for testing hardware (part of the magma ecosystem)
  ☆46Updated last year
• sabbaghm / c-ll-verilog
  An LLVM based mini-C to Verilog High-level Synthesis tool
  ☆39Updated 8 months ago
• NVlabs / GEM
  Open-source RTL logic simulator with CUDA acceleration
  ☆231Updated last month
• najaeda / naja-verilog
  A standalone structural (gate-level) verilog parser
  ☆39Updated last month
• svstuff / systemverilog
  SystemVerilog stuff and stuff.
  ☆12Updated 9 years ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆237Updated 2 months ago
• hurisson / pyuvm_primer
  Examples for using pyuvm
  ☆20Updated last year
• sifferman / schematics
  Examples of how to Generate Schematics from SystemVerilog Synthesis Tools
  ☆22Updated last year
• raczben / fliplot
  HTML & Js based VCD viewer
  ☆65Updated 3 months ago
• sgherbst / svreal
  Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats
  ☆48Updated 4 years ago
• OpenTimer / Parser-Verilog
  A Standalone Structural Verilog Parser
  ☆99Updated 3 years ago
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆83Updated last year
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆216Updated 7 months ago