SDARG / opendseLinks
Design Space Exploration
☆12Updated last year
Alternatives and similar repositories for opendse
Users that are interested in opendse are comparing it to the libraries listed below
Sorting:
- ☆61Updated last week
- Public release☆58Updated 6 years ago
- Next generation CGRA generator☆116Updated this week
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆54Updated 8 years ago
- Ratatoskr NoC Simulator☆28Updated 4 years ago
- ☆18Updated last month
- Automatically exported from code.google.com/p/tpzsimul☆14Updated 10 years ago
- Algorithmic C Machine Learning Library☆26Updated 2 weeks ago
- Example code for Modern SystemC using Modern C++☆68Updated 3 years ago
- Administrative repository for the Integrated Matrix Extension Task Group☆30Updated last month
- ☆39Updated last year
- ☆87Updated last year
- ABACUS is a tool for approximate logic synthesis☆14Updated 5 years ago
- ☆60Updated 2 years ago
- ☆106Updated last year
- Documentation for the entire CGRAFlow☆19Updated 4 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 11 years ago
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Updated 9 years ago
- ☆29Updated 8 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆20Updated 6 years ago
- cycle accurate Network-on-Chip Simulator☆31Updated 2 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆27Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 4 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆47Updated 3 weeks ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Updated 2 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated 2 weeks ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆23Updated 7 years ago