learning VHDL
☆12Jul 1, 2014Updated 11 years ago
Alternatives and similar repositories for verilog
Users that are interested in verilog are comparing it to the libraries listed below
Sorting:
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- All of my Verilog_HDL codes☆11Apr 5, 2021Updated 4 years ago
- RTL Design and Implementation of High Performance Algorithm Logic Units☆15Oct 1, 2019Updated 6 years ago
- ☆20May 8, 2012Updated 13 years ago
- MICRO 2023 Evaluation Artifact for TeAAL☆10Oct 26, 2023Updated 2 years ago
- ☆12Aug 26, 2016Updated 9 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop☆16Apr 25, 2021Updated 4 years ago
- A set of yasnippets for emacs that assist with SystemVerilog☆11Nov 25, 2011Updated 14 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 4 years ago
- A Web-based spectrum display server for GNURadio☆13Mar 2, 2024Updated 2 years ago
- Deep Dual Support Vector Data Description for Anomaly Detection on Attributed Networks☆12Oct 4, 2021Updated 4 years ago
- A vscode extension for designing AIGC applications.☆11Jan 15, 2024Updated 2 years ago
- 8 labs of course Introduction to Computer System☆10Jun 17, 2014Updated 11 years ago
- 开发环境是Windows 10, Quartus。硬件开发语言是Verilog。 利用FPGA开发的智能小车，分为两个部分，控制器部分和小车部分，通过蓝牙信号进行连接。 控制部分可以通过加速度传感器检测手势，从而控制小车的前后左右。 加速度传感器还可以检测人体是否摔倒…☆13Mar 10, 2019Updated 6 years ago
- PyTorch code for the Neurips 2021 paper: Fairness via Representation Neutralization☆10Oct 26, 2021Updated 4 years ago
- ☆12Sep 8, 2017Updated 8 years ago
- 2D platformer game where you play as a non-flying kind of duck.☆10Apr 9, 2018Updated 7 years ago
- vhdl related contents☆11Apr 27, 2020Updated 5 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- Examples of unions, interfaces, and assertions in SystemVerilog☆13Aug 31, 2013Updated 12 years ago
- 使用javascript实现的类似yacc/bison的语法解析器的生成器☆17Nov 20, 2017Updated 8 years ago
- FISC - Flexible Instruction Set Computer - Is the new Instruction Set Architecture inspired by ARMv8 and x86-64☆15Aug 22, 2019Updated 6 years ago
- Netlist and Verilog Haskell Package☆19Nov 21, 2010Updated 15 years ago
- ⚖️ Code for the paper "Ethical Adversaries: Towards Mitigating Unfairness with Adversarial Machine Learning".☆11Dec 8, 2022Updated 3 years ago
- A wicked fast 2048 game engine with AI☆15Mar 12, 2014Updated 11 years ago
- Code for ICML 2022 paper: Achieving Fairness at No Utility Cost via Data Reweighing with Influence☆11Aug 3, 2022Updated 3 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- Can Large Language Models Identify Authorship? (EMNLP 2024 Findings)☆12Feb 4, 2025Updated last year
- An easy-to-run implementation for finetuning large language models (LLMs) such as llama and gemma, supporting full parameter finetuning, …☆12May 6, 2024Updated last year
- some old code about scheme compiler I've ever wrote☆14Jun 21, 2025Updated 8 months ago
- A friendly UI for arXiv hosting papers on fairness and ethics in Machine Learning & Data Science☆12Jul 4, 2019Updated 6 years ago
- Neural Turing Machine☆13Jun 18, 2018Updated 7 years ago
- python-actors☆25Aug 29, 2013Updated 12 years ago
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆13Nov 28, 2019Updated 6 years ago
- Java library for decoding Iridium Short Burst Data packets.☆10Jun 15, 2023Updated 2 years ago
- 4096bit Iterative digit-digit Montgomery Multiplication in Verilog☆18Apr 18, 2022Updated 3 years ago
- A user-level filesystem wrapper of Google Drive☆20Oct 15, 2013Updated 12 years ago