learning VHDL
☆12Jul 1, 2014Updated 12 years ago
Alternatives and similar repositories for verilog
Users that are interested in verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A vscode extension for designing AIGC applications.☆12Jan 15, 2024Updated 2 years ago
- ☆17Mar 22, 2021Updated 5 years ago
- All of my Verilog_HDL codes☆11Apr 5, 2021Updated 5 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆15Jan 4, 2019Updated 7 years ago
- Examples of unions, interfaces, and assertions in SystemVerilog☆14Aug 31, 2013Updated 13 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Java library for decoding Iridium Short Burst Data packets.☆10Jun 15, 2023Updated 3 years ago
- A set of yasnippets for emacs that assist with SystemVerilog☆11Nov 25, 2011Updated 14 years ago
- GNURadio block to determine unkown symbol rates☆19Mar 25, 2022Updated 4 years ago
- Python/Qt4/GnuRadio suite for receiving satellites.☆14Apr 21, 2018Updated 8 years ago
- Replacement routine for discover_netsdr and other misc programs☆16Jul 6, 2025Updated last year
- Script to make initial configurations of Docker, Docker Swarm, Docker Compose and Reverse Proxy (Traefik or NGINX) on servers in Digital …☆12Sep 2, 2023Updated 3 years ago
- Use FPGA to Transfer Image with Gigabits Ethernet☆20Dec 2, 2020Updated 5 years ago
- Verilog language support in Atom☆18Jun 30, 2019Updated 7 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Netlist and Verilog Haskell Package☆19Nov 21, 2010Updated 15 years ago
- Python drivers for Windfreak Technologies devices.☆15May 24, 2022Updated 4 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- Maven Silicon Project☆20Oct 13, 2018Updated 7 years ago
- Public effort to document PCI-E Device support for Rockchip based (Single Board) Computers☆21Nov 6, 2025Updated 11 months ago
- Traefikv2 reverse proxy plus Portainer Docker manager and Adminer DB manager, together with a cats demo app☆12Nov 7, 2021Updated 4 years ago
- A pipelined RISCV implementation in VHDL☆96Nov 19, 2018Updated 7 years ago
- Open Infrastructure Manager (OIM) is an open source project which simplifies the integration of storage and network acceleration into clo…☆15Aug 4, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- Project in course “FPGA Design for Communication Systems”☆16Dec 30, 2023Updated 2 years ago
- verilog tutorials for iCE40HX8K Breakout Board☆23Mar 2, 2016Updated 10 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- ☆15May 29, 2026Updated 4 months ago
- Implementation of different types of adder circuits☆16Jan 5, 2016Updated 10 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆116Oct 31, 2023Updated 2 years ago
- C++ utilities for lexing and parsing of script languages and configuration files.☆12Updated this week
- Packet modem for GNU Radio 4.0☆24Sep 30, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Tutorial for creating new OOT modules for GNU Radio that leverage pyCUDA.☆25Jul 24, 2023Updated 3 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- A pipelined brainfuck softcore in Verilog☆20Aug 5, 2014Updated 12 years ago
- Regular expressions for humans, a port of Ruby's Regularity library to R (see https://github.com/kevinushey/rex for current development)☆20Sep 24, 2014Updated 12 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 5 years ago
- A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop☆16Apr 25, 2021Updated 5 years ago
- a multiplier÷r verilog RTL file for RV32M instructions☆14Mar 17, 2020Updated 6 years ago