comsec-group / inception
Training in Transient Execution and PhantomCALL, from Inception (SEC'23) Artifacts.
☆29Updated 7 months ago
Related projects: ⓘ
- Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]☆53Updated last month
- Source code & scripts for experimental characterization and real-system demonstration of RowPress, a widespread read disturbance phenomen…☆30Updated 8 months ago
- Proof-of-concept for the GhostWrite CPU bug.☆100Updated last month
- A Rowhammer fuzzer for AMD Zen-based systems (USENIX Security '24).☆41Updated 2 months ago
- Medusa Repository: Transynther tool and Medusa Attack☆19Updated 4 years ago
- InSpectre Gadget: in-depth inspection and exploitability analysis of Spectre disclosure gadgets☆37Updated last month
- ☆111Updated last year
- Arbitrary Speculative Code Execution with Return Instructions☆150Updated 7 months ago
- Proof-of-concept implementation for the paper "Indirect Meltdown: Building Novel Side-Channel Attacks from Transient Execution Attacks" (…☆20Updated 11 months ago
- ☆35Updated last year
- Proof-of-concept implementation for the paper "CacheWarp: Software-based Fault Injection using Selective State Reset" (USENIX Security 20…☆53Updated last month
- Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor☆15Updated 2 months ago
- CHERI ISA Specification☆20Updated 2 months ago
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆20Updated last year
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆52Updated 2 years ago
- Constantine is a compiler-based system to automatically harden programs against microarchitectural side channels☆65Updated last year
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆32Updated 2 years ago
- Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)☆25Updated last year
- Source code of the paper "Lord of the Ring(s): Side Channel Attacks on the CPU On-Chip Ring Interconnect Are Practical"☆138Updated 3 years ago
- ☆44Updated 3 months ago
- Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)☆22Updated 4 months ago
- ☆23Updated last year
- ☆12Updated 2 years ago
- Proof-of-concept implementation for the paper "Hammulator: Simulate Now - Exploit Later" (DRAMSec 2023)☆11Updated last year
- Student Starter Code for Secure Hardware Design at MIT☆29Updated 3 months ago
- Kasper: Scanning for Generalized Transient Execution Gadgets in the Linux Kernel☆53Updated 4 months ago
- HW interface for memory caches☆26Updated 4 years ago
- Spectre based on Linear Address Masking☆62Updated 9 months ago
- A tool to enable fuzzing for Spectre vulnerabilities☆30Updated 4 years ago
- Pre-Silicon Hardware Fuzzing Toolkit☆48Updated 3 weeks ago