isec-tugraz / halfdouble
☆15Updated 2 years ago
Alternatives and similar repositories for halfdouble:
Users that are interested in halfdouble are comparing it to the libraries listed below
- HW interface for memory caches☆26Updated 5 years ago
- ☆17Updated 2 years ago
- Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)☆22Updated 3 weeks ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆20Updated 4 years ago
- The open-source component of Prime+Scope, published at CCS 2021☆30Updated last year
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆26Updated 4 years ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆57Updated 3 years ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆61Updated 2 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 3 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆21Updated 4 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆20Updated 4 years ago
- Rage Against The Machine Clear: A Systematic Analysis of Machine Clears and Their Implications for Transient Execution Attacks☆21Updated 3 years ago
- A tool for detecting Spectre vulnerabilities through fuzzing☆39Updated 3 years ago
- MIRAGE (USENIX Security 2021)☆12Updated last year
- Reload+Refresh PoC☆14Updated 5 years ago
- Kasper: Scanning for Generalized Transient Execution Gadgets in the Linux Kernel☆57Updated 11 months ago
- Proof-of-concept implementation for the paper "Reviving Meltdown 3a" (ESORICS 2023)☆14Updated last year
- ☆19Updated 2 years ago
- Tool for testing and finding minimal eviction sets☆99Updated 3 years ago
- ☆83Updated 10 months ago
- Tool for inferring cache replacement policies with automata learning. Uses LearnLib and Sketch.☆16Updated 5 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆65Updated last month
- ☆24Updated 2 years ago
- Security Test Benchmark for Computer Architectures☆21Updated 2 months ago
- ☆24Updated last year
- Proof-of-concept implementation for the paper "(M)WAIT for It: Bridging the Gap between Microarchitectural and Architectural Side Channel…☆25Updated last year
- RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)☆21Updated 5 years ago
- Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…☆44Updated 5 years ago
- ☆22Updated 4 years ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆51Updated 5 years ago