Library for Prime+Probe cache side-channel attacks on L1 and L2
☆38Jun 10, 2020Updated 5 years ago
Alternatives and similar repositories for CacheSC
Users that are interested in CacheSC are comparing it to the libraries listed below
Sorting:
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆57Aug 21, 2019Updated 6 years ago
- Cache side-channel attack AES android☆13Sep 6, 2017Updated 8 years ago
- prime+probe code targeting a given physical address on libgcrypt run in an SGX enclave☆15Dec 6, 2018Updated 7 years ago
- ☆119Nov 14, 2022Updated 3 years ago
- New Cache implementation using Gem5☆13Apr 2, 2014Updated 11 years ago
- The open-source component of Prime+Scope, published at CCS 2021☆37Jul 18, 2023Updated 2 years ago
- Reload+Refresh PoC☆16Feb 26, 2020Updated 6 years ago
- Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…☆53Jun 25, 2019Updated 6 years ago
- ☆20Aug 3, 2018Updated 7 years ago
- Implementation of flush + reload attack to extract private key from the GnuPG implementation of RSA.☆11Aug 8, 2019Updated 6 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆23Jul 17, 2020Updated 5 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆22Feb 18, 2021Updated 5 years ago
- Code to evaluate XLATE attacks as well existing cache attacks.☆31Aug 17, 2018Updated 7 years ago
- ☆48Dec 19, 2018Updated 7 years ago
- ☆21Jun 17, 2022Updated 3 years ago
- ☆13Jun 22, 2019Updated 6 years ago
- A flush-reload side channel attack implementation☆56Mar 26, 2022Updated 3 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆61Apr 27, 2020Updated 5 years ago
- CleanupSpec (MICRO-2019)☆16Oct 22, 2020Updated 5 years ago
- This repository contains examples of Flush+Flush cache attacks☆170Oct 12, 2021Updated 4 years ago
- Tool for testing and finding minimal eviction sets☆108May 6, 2021Updated 4 years ago
- NVLeak: Off-Chip Side-Channel Attacks via Non-Volatile Memory Systems [USENIX Security '23]☆20Nov 17, 2022Updated 3 years ago
- Commodity Obfuscation Engine for Intel SGX☆20Jul 21, 2019Updated 6 years ago
- GitHub (mirror) repository for the Mastik toolkit, written by Yuval Yarom https://cs.adelaide.edu.au/~yval/Mastik/☆42Sep 19, 2019Updated 6 years ago
- This repository contains several tools to perform Prefetch Side-Channel Attacks☆62Feb 22, 2017Updated 9 years ago
- Kasper: Scanning for Generalized Transient Execution Gadgets in the Linux Kernel☆59May 8, 2024Updated last year
- This repository contains several tools to perform Cache Template Attacks☆165Nov 11, 2025Updated 4 months ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Jun 25, 2025Updated 8 months ago
- Speculative Store Bypass (CVE-2018-3639) proof of concept for Linux☆15Oct 22, 2021Updated 4 years ago
- ☆27Nov 30, 2024Updated last year
- SCTF 2023 kernel pwn && CVE-2023-3640☆29Jul 17, 2023Updated 2 years ago
- ☆28Mar 31, 2025Updated 11 months ago
- Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)☆34Feb 13, 2026Updated last month
- This is an attempt to implement Spectre on ARMv7☆26Jun 4, 2018Updated 7 years ago
- Code repository for experiments in SpecROP paper☆13Sep 3, 2021Updated 4 years ago
- Spectre variant 1 exploitation via PRIME+PROBE☆10May 22, 2019Updated 6 years ago
- ☆16Dec 12, 2023Updated 2 years ago
- ☆28Mar 4, 2025Updated last year
- OS X kernel extension for reading MSRs (Model Specific Registers)☆12Sep 27, 2016Updated 9 years ago