Miro-H / CacheSCLinks
Library for Prime+Probe cache side-channel attacks on L1 and L2
☆34Updated 5 years ago
Alternatives and similar repositories for CacheSC
Users that are interested in CacheSC are comparing it to the libraries listed below
Sorting:
- ☆109Updated 2 years ago
- A flush-reload side channel attack implementation☆52Updated 3 years ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆52Updated 5 years ago
- Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…☆48Updated 6 years ago
- The open-source component of Prime+Scope, published at CCS 2021☆33Updated last year
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆20Updated 4 years ago
- Tool for testing and finding minimal eviction sets☆104Updated 4 years ago
- ☆19Updated 6 years ago
- GitHub (mirror) repository for the Mastik toolkit, written by Yuval Yarom https://cs.adelaide.edu.au/~yval/Mastik/☆39Updated 5 years ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆61Updated 2 years ago
- Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)☆26Updated 3 months ago
- ☆19Updated 3 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆21Updated 4 years ago
- ☆45Updated 6 years ago
- Reload+Refresh PoC☆15Updated 5 years ago
- This repository contains several tools to perform Cache Template Attacks☆152Updated last year
- Medusa Repository: Transynther tool and Medusa Attack☆21Updated 4 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆27Updated 2 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- ☆18Updated 2 years ago
- Proof of concept code for the BranchSpec exploit.☆9Updated 3 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆69Updated 3 months ago
- Code to evaluate XLATE attacks as well existing cache attacks.☆31Updated 6 years ago
- prime+probe code targeting a given physical address on libgcrypt run in an SGX enclave☆15Updated 6 years ago
- ☆17Updated 2 weeks ago
- New Cache implementation using Gem5☆13Updated 11 years ago
- ☆25Updated 2 years ago
- ☆16Updated 8 years ago
- Website and PoC collection for transient execution attacks☆184Updated last year
- Repository of the paper "Reproducing Spectre Attack with gem5, How To Do It Right?"☆17Updated last year